Reconfigurable Computing: The Theory and Practice of FPGA-Based Computation
Scott Hauck, André DeHon
- 出版商: Morgan Kaufmann
- 出版日期: 2007-11-01
- 售價: $3,380
- 貴賓價: 9.5 折 $3,211
- 語言: 英文
- 頁數: 944
- 裝訂: Hardcover
- ISBN: 0123705223
- ISBN-13: 9780123705228
-
相關分類:
FPGA
立即出貨 (庫存=1)
買這商品的人也買了...
-
$1,250$1,188 -
$600$588 -
$980$960 -
$1,150$1,127 -
$1,200$1,140 -
$580$458 -
$1,386Head First Design Patterns (Paperback)
-
$490$382 -
$1,150$1,127 -
$690$538 -
$680$646 -
$1,150$1,093 -
$750$585 -
$720$569 -
$680$646 -
$600$540 -
$620$527 -
$580$551 -
$780$608 -
$490$387 -
$1,170$1,112 -
$450$405 -
$750$675 -
$580$458 -
$2,754Reconfigurable Logic: Architecture, Tools, and Applications (Hardcover)
商品描述
Table of Contents
Preface
Introduction
Part One: Hardware
Part I INTRO
Chapter 1 - General-Purpose FPGA Architecture
Chapter 2 - Reconfigurable Computing Devices
Chapter 3 - Reconfigurable Computing Systems
Chapter 4 - Reconfiguration Management
Part Two: Software
Part II Intro
Chapter 5 - Computer Models and System Architectures
André DeHon Chapter 6 - Hardware Description Languages (VHDL)
Chapter 7 - Compilation for Reconfigurable Computing Machines
Chapter 8 - Streaming Models
8.1 MATLAB/SIMULINK
8.2 SCORE
Chapter 9 SIMD/Vector
Chapter 10 - OS/Runtime Systems
Chapter 11 - JHDL
Chapter 12 -Technology Mapping
Chapter 13 - Placement
13.1 General-purpose / FPGA
13.2 Datapath
13.3 Constructive
Chapter 14 - Routing
Chapter 15 - Retimin
Chapter 16 - Bitstream Generation, JBits
Chapter 17 - Fast Mapping
Part Three: Application Development
PART III INTRO
Chapter 18 - Evaluating and Optimizing problems for FPGA implementations
Chapter 19- Instance-specific design, Constant Propagation & Partial Evaluation
Chapter 20 - Precision Analysis & Floating Point
Chapter 21 - Distributed Arithmetic
Chapter 22 - CORDIC
Chapter 23 - Task allocation: FPGA vs. CPU partitioning
Part Four: Case Studies
PART IV INTRO
Chapter 24 - Image Processing, Variable Precision, Algorithm Alteration: SPIHT Compression
Chapter 25 - Run-time reconfiguration: Automatic Target Recognition
Chapter 26 - Problem-specific circuitry: SAT Solving
Chapter 27 - Multi-FPGA Systems: Logic Emulation
Chapter 28- Floating Point
Chapter 29 - FDTD
Chapter 30 - Genetic Evolution
Chapter 31 - Packet Filtering (Networking application)
Chapter 32 - Active Pages [Memory centric]
Part Five: Theoretical Underpinnings and Future Directions
PART V INTRO
Chapter 33- Theoretical Underpinnings, Metrics and Analysis
Chapter 34 - Defect and Fault Tolerance
Chapter 35 - Reconfigurable Computing and Nanotechnology