CMOS/BiCMOS ULSI: Low Voltage, Low Power
Kiat-Seng Yeo, Samir S. Rofail, Wang-Ling Goh
- 出版商: Prentice Hall PTR
- 出版日期: 2001-12-27
- 售價: $1,100
- 貴賓價: 9.5 折 $1,045
- 語言: 英文
- 頁數: 624
- 裝訂: Hardcover
- ISBN: 0130321621
- ISBN-13: 9780130321626
For upper level and graduate level Electrical and Computer Engineering courses in Integrated Circuit Design as well as professional circuit designers, engineers and researchers working in portable wireless communications hardware.
This book presents the fundamentals of Complementary Metal Oxide Semiconductor (CMOS) and Bipolar compatible Complementary Metal Oxide Semiconductor (BiCMOS) technology, as well as the latest technological advances in the field. It discusses the concepts and techniques of new integrated circuit design for building high performance and low power circuits and systems for current and future very-large-scale-integration (VLSI) and giga-scale-integration (GSI) applications. CMOS/BiCMOS ULSI: Low-Voltage Low-Power is an essential resource for every professional moving toward lower voltage, lower power, and higher performance VLSI circuits and subsystems design.
Table of Contents
Low-Power Design: An Overview. Low-Voltage, Low-Power Design Limitations. Silicon-On-Insulator (SOI). From Devices to Circuits.
2. MOS/BiCMOS Process Technology and Integration.
The Realization of BiCMOS Processes. BiCMOS Manufacturing and Integration Considerations. Isolation in BiCMOS. Integrated Analog/Digital BiCMOS Process. Deep Submicron Processes. Low-Voltage/Low-Power CMOS/BiCMOS Processes. Future Trends and Directions of CMOS/BiCMOS Processes. Conclusions.
3. Device Behavior and Modeling.
The MOS(FET) Transistor. The Bipolar (Junction) Transistor. The Bipolar (Junction) Transistor. MOSFET SPICE Models. Advanced MOSFET Models. Advanced MOSFET Models. Bipolar SPICE Models. Bipolar SPICE Models. Bipolar SPICE Models. The MOSFET in a Hybrid-Mode Environment. Summary.
4. Low-Voltage, Low-Power Logic Circuits.
Conventional CMOS Logic Gates. Conventional BiCMOS Logic Gate. BiCMOS Circuits Utilizing Lateral pnp BJTs in pMOS Structures. Merged BiCMOS Digital Circuits. Full-Swing Multidrain/Multicollector Complementary BiCMOS Buffers. Quasi-Complementary BiCMOS Digital Circuits. Full-Swing BiCMOS/BiNMOS Digital Circuits Employing Schottky Diodes. Feedback-Type BiCMOS Digital Circuits. High-Beta BiCMOS Digital Circuits. Transiently Saturated Full-Swing BiCMOS Digital Circuits. Transiently Saturated Full-Swing BiCMOS Digital Circuits. Bootstrapped-Type BiCMOS Digital Circuits. ESD-Free BiCMOS Digital Circuit. Conclusion.
5. Low-Power Latches and Flip-Flops.
Evolution of Latches and Flip-Flops. Quality Measures for Latches and Flip-Flops. Latches and Flip-Flops: A Design Perspective.
A. Basic Equations.
Current Equations. Charge Equations. Noise Equations. Parameter Scaling (Geometrical scaling and temperature scaling).
B. Model Equations.
DC Current Model. Charge Model. Noise Model.
C. Hyperbolic (HYP) Functions.
D. JUNCAP Model.
Temperature, Geometry, and Voltage Dependence. JUNCAP?Capacitor and Leakage Current Model.
About the Authors.