Anti-Tamper Method for Field Programmable Gate Arrays Through Dynamic Reconfiguration and Decoy Circuits
暫譯: 透過動態重配置與誘餌電路的現場可編程閘陣列防篡改方法

Stone, Samuel J.

  • 出版商: Hutson Street Press
  • 出版日期: 2025-05-22
  • 售價: $960
  • 貴賓價: 9.5$912
  • 語言: 英文
  • 頁數: 136
  • 裝訂: Quality Paper - also called trade paper
  • ISBN: 1025138678
  • ISBN-13: 9781025138671
  • 相關分類: FPGA
  • 海外代購書籍(需單獨結帳)

相關主題

商品描述

As Field Programmable Gate Arrays (FPGAs) become more widely used, security concerns have been raised regarding FPGA use for cryptographic, sensitive, or proprietary data. Storing or implementing proprietary code and designs on FPGAs could result in compromise of sensitive information if the FPGA device was physically relinquished or remotely accessible to adversaries seeking to obtain the information. Although multiple defensive measures have been implemented (and overcome), the possibility exists to create a secure design through the implementation of polymorphic Dynamically Reconfigurable FPGA (DRFPGA) circuits. Using polymorphic DRFPGAs removes the static attributes from their design; thus, substantially increasing the difficulty of successful adversarial reverse-engineering attacks. A variety of dynamically reconfigurable methodologies exist for implementations that challenge designers in the reconfigurable technology field. A Hardware Description Language (HDL) DRFPGA model is presented for use in security applications. The Very High Speed Integrated Circuit HDL(VHSIC)language was chosen to take advantage of its capabilities, which are well suited to the current research. Additionally, algorithms that explicitly support granular autonomous reconfiguration have been developed and implemented on the DRFPGA as a means of protecting its designs. Documented testing validated the reconfiguration results, compared original FPGA and DRFPGA, security, power usage, and area estimates.

This work has been selected by scholars as being culturally important, and is part of the knowledge base of civilization as we know it. This work was reproduced from the original artifact, and remains as true to the original work as possible. Therefore, you will see the original copyright references, library stamps (as most of these works have been housed in our most important libraries around the world), and other notations in the work.

This work is in the public domain in the United States of America, and possibly other nations. Within the United States, you may freely copy and distribute this work, as no entity (individual or corporate) has a copyright on the body of the work.

As a reproduction of a historical artifact, this work may contain missing or blurred pages, poor pictures, errant marks, etc. Scholars believe, and we concur, that this work is important enough to be preserved, reproduced, and made generally available to the public. We appreciate your support of the preservation process, and thank you for being an important part of keeping this knowledge alive and relevant.


商品描述(中文翻譯)

隨著現場可程式化閘陣列(FPGAs)被更廣泛地使用,對於在加密、敏感或專有數據上使用FPGA的安全性問題引起了關注。在FPGA上儲存或實現專有代碼和設計可能會導致敏感信息的洩露,尤其是在FPGA設備被物理交出或被對手遠程訪問的情況下。儘管已經實施了多種防禦措施(並克服了這些措施),但仍然存在通過實現多態性動態可重構FPGA(DRFPGA)電路來創建安全設計的可能性。使用多態性DRFPGA可以消除其設計中的靜態屬性,從而大幅增加成功的對手逆向工程攻擊的難度。存在多種動態可重構的方法論,這些方法對於可重構技術領域的設計者來說是一種挑戰。本文提出了一種用於安全應用的硬體描述語言(HDL)DRFPGA模型。選擇了非常高速集成電路硬體描述語言(VHSIC),以利用其能力,這些能力非常適合當前的研究。此外,已經開發並在DRFPGA上實現了明確支持細粒度自主重構的算法,以保護其設計。文檔測試驗證了重構結果,並比較了原始FPGA和DRFPGA的安全性、功耗和面積估算。

這項工作被學者選為具有文化重要性,並且是我們所知文明知識基礎的一部分。這項工作是從原始文獻複製而來,並儘可能忠實於原作。因此,您將看到原始的版權參考、圖書館印章(因為這些作品大多存放在我們世界上最重要的圖書館中)和其他註釋。

這項工作在美國及其他國家屬於公有領域。在美國,您可以自由複製和分發這項工作,因為沒有任何實體(個人或公司)對該作品的內容擁有版權。

作為歷史文物的複製品,這項工作可能包含缺失或模糊的頁面、劣質的圖片、錯誤的標記等。學者們認為,我們也同意,這項工作足夠重要,值得被保存、複製並普遍提供給公眾。我們感謝您對保存過程的支持,並感謝您成為保持這些知識活著和相關的重要一部分。