High-level Estimation and Exploration of Reliability for Multi-Processor System-on-Chip (Computer Architecture and Design Methodologies)

Zheng Wang, Anupam Chattopadhyay

  • 出版商: Springer
  • 出版日期: 2017-06-24
  • 售價: $5,807
  • 貴賓價: 9.5$5,517
  • 語言: 英文
  • 頁數: 197
  • 裝訂: Hardcover
  • ISBN: 9811010722
  • ISBN-13: 9789811010729

下單後立即進貨 (1週~2週)

相關活動主題

20180806 35 %e9%87%91%e5%b1%ac%e6%9b%b8%e7%b1%a4small

商品描述

This book introduces a novel framework for accurately modeling the errors in nanoscale CMOS technology and developing a smooth tool flow at high-level design abstractions to estimate and mitigate the effects of errors. The book presents novel techniques for high-level fault simulation and reliability estimation as well as architecture-level and system-level fault tolerant designs. It also presents a survey of state-of-the-art problems and solutions, offering insights into reliability issues in digital design and their cross-layer countermeasures.