電子電路電機類 / Verilog
相關書籍
-
VIP 95折
Introduction to Systemverilog (Hardcover)$6,480$6,156 -
VIP 95折
Systemverilog for Hardware Description: Rtl Design and Verification$4,000$3,800 -
VIP 95折
Vivado / Tcl 零基礎入門與案例實戰$474$450 -
VIP 95折
Verilog HDL 算法與電路設計 -- 通信和電腦網絡典型案例$414$393 -
85折
$301Verilog HDL 設計實用教程 -
79折
$199EDA技術與VHDL實用教程 -
79折
$327EDA 技術與 Verilog HDL -
VIP 95折
Verilog Hdl Design Examples$3,530$3,354 -
$354Verilog HDL 數字系統設計與驗證 — 以太網交換機案例分析 -
VIP 95折
ASIC Design and Synthesis: Rtl Design Using Verilog$8,440$8,018 -
VIP 95折
VHDL Programming: Concepts, Modeling Styles and Programming$1,460$1,387 -
VIP 95折
System Verilog Assertions and Functional Coverage: Guide to Language, Methodology and Applications, 3/e (Paperback)$4,160$3,952 -
VIP 95折
Hardware Description Language Demystified: Explore Digital System Design Using Verilog HDL and VLSI Design Tools (English Edition)$940$893 -
85折
$1,015Intel Quartus Prime 數字系統設計權威指南 ：從數字邏輯、Verilog HDL 到復雜數字系統的實現 -
VIP 95折
Systemverilog for Hardware Description: Rtl Design and Verification$4,740$4,503 -
VIP 95折
數字通信同步技術的 MATLAB 與 FPGA 實現 — Altera / Verilog 版, 2/e$594$564 -
85折
$653數字調制解調技術的 MATLAB 與 FPGA 實現 — Altera / Verilog 版, 2/e -
Practical UVM: Step by Step with IEEE 1800.2 (Paperback)$2,500$2,450 -
VIP 95折
System Verilog Assertions and Functional Coverage: Guide to Language, Methodology and Applications, 3/e (Hardcover)$6,220$5,909 -
VIP 95折
Digital Logic: With an Introduction to Verilog and FPGA-Based Design (English) 1st$5,530$5,254 -
數位邏輯設計與晶片實務 (Verilog)(第三版)$600$540 -
80折
$1,080Designing Digital Systems With SystemVerilog (v2.0) -
$528數字濾波器的 MATLAB 與 FPGA 實現 — Altera / Verilog 版, 2/e -
95折
$849XilinxVivado 數字設計權威指南：從數字邏輯、VerilogHDL、嵌入式系統到圖像處理 -
VIP 95折
Introduction to Logic Circuits & Logic Design with Verilog$3,800$3,610 -
85折
$285EDA 技術與設計 -
Advanced HDL Synthesis and SOC Prototyping: RTL Design Using Verilog$3,690$3,616 -
VIP 95折
Advanced HDL Synthesis and SOC Prototyping: RTL Design Using Verilog (Hardcover)$7,700$7,315 -
VIP 95折
Designing Video Game Hardware in Verilog$1,410$1,340 -
60折
$356基於 Quartus Prime 的數字系統 Verilog HDL 設計實例詳解, 3/e
