Digital Logic Simulation and CPLD Programming with VHDL

Steve Waterman

  • 出版商: Prentice Hall
  • 出版日期: 2002-07-22
  • 售價: $580
  • 貴賓價: 9.5$551
  • 語言: 英文
  • 頁數: 301
  • 裝訂: Hardcover
  • ISBN: 0130967602
  • ISBN-13: 9780130967602

下單後立即進貨 (3週~5週)

買這商品的人也買了...

商品描述

For freshman-level courses in Introduction to Digital Electronics, sophomore-level courses in Introduction to Microprocessors, and other middle/upper-level courses in Digital Electronics.

This lab manual, written around software and hardware developments of the past ten years, focuses on the fundamentals of digital electronics and use of Max+Plus II software by Altera Corporation. Lab sequences start with digital gates and logic control circuits, progress to MSI devices, latches and flip-flops, and cover clock dependent circuits, and LPM_MEGA-functions available in the software.

Table of Contents

Section 1: Asynchronous Circuits.

1. Logic Gates.
2. Boolean Laws, Principles, and Rules.
3. Combinational Logic Circuits.
4. Implementing Logic Designs.
5. Implementing Logic Designs with VHDL.
6. Adders.
7. Adding and Subtracting.
8. Comparators.
9. Parity.
10. Encoders.
11. Decoders.
12. Multiplexers.
13. Demultiplexers.
14. Latches.
15. The 555 Timer.

Section 2: Synchronous Circuits.

16. Flip-Flops.
17. Asynchronous Counters.
18. Synchronous Counters.
19. Shift Registers.

Section 3: Library of Paramatize Modules.

20. LPM_And.
21. LPM_Add.
22. LPM_Compare.
23. LPM_Decode.
24. LPM_Mux.
25. LPM_Counter.
26. LPM_Shiftreg.
Project 1: Student Number - Telephone Number.
Project 2: Five Sources - Six Loads.
Project 3: Mod 60 Counter.
Project 4: Register Patterns.
Project 5: Digital Clock.
Project 6: Keyboard Interface.
Project 7: Asynchronous Serial Data Transceiver.

Section 4: Appendices.

Appendix A: How Do I ...
Appendix B: Error Messages.
Appendix C: Programming the 7128S.
Appendix D: VHDL Reference.