VLSI Design Methodology Development (美國原版)

Thomas Dillinger

  • 出版商: Prentice Hall
  • 出版日期: 2019-07-18
  • 售價: $4,320
  • 貴賓價: 9.5$4,104
  • 語言: 英文
  • 頁數: 650
  • 裝訂: Paperback
  • ISBN: 0135732417
  • ISBN-13: 9780135732410
  • 相關分類: VLSI
  • 立即出貨(限量) (庫存=1)

買這商品的人也買了...

商品描述

Most traditional undergraduate microelectronics texts focus on detailed transistor modeling and behavior and fundamental circuit design techniques. However, the vast majority of working microelectronics engineers will design complex chips using existing circuit libraries. As they integrate existing intellectual property (IP), their design challenges will involve ensuring correct logical, physical and electrical properties, and preparing for reliable foundry fabrication. VLSI Design Methodology Development focuses on the design and analysis steps needed to perform these tasks and successfully complete a modern chip design. Writing from the perspective of a practicing engineer, leading microprocessor design authority Tom Dillinger explores each step of today’s chip design methodology in practical detail. This fresh and accessible tutorial helps engineers:

  • Understand modern VLSI design methodologies, IP models, steps, and options
  • Quickly get started with VLSI design, from floorplanning and physical integration to DFT, DFM, DFY, and hierarchical design decomposition
  • Perform key modeling tasks, including functional and behavioral modeling, design validation, and formal equivalency verification
  • Implement designs, including logic synthesis, placement, and routing
  • Analyze timing, noise, power, power rail voltage drop, electromigration reliability, and other electrical issues
  • Prepare for manufacturing release and bring-up, mastering ECOs, physical design verification, DFT Analysis, preparation for tapeout, post-silicon debug and characterization, and product qualification

商品描述(中文翻譯)

大多數傳統的本科微電子學教材著重於詳細的晶體管建模和行為以及基本電路設計技術。然而,絕大多數從事微電子工程的工程師將使用現有的電路庫設計複雜的晶片。在整合現有的智慧財產權(IP)時,他們的設計挑戰將涉及確保正確的邏輯、物理和電氣特性,並為可靠的晶圓製造做好準備。《VLSI設計方法論開發》專注於執行這些任務所需的設計和分析步驟,並成功完成現代晶片設計。領先的微處理器設計權威Tom Dillinger從實踐工程師的角度探索了當今晶片設計方法論的每一個步驟。這本新鮮且易於理解的教程幫助工程師:

- 瞭解現代VLSI設計方法論、IP模型、步驟和選項
- 快速入門VLSI設計,從平面佈局和物理整合到DFT、DFM、DFY和分層設計分解
- 執行關鍵的建模任務,包括功能和行為建模、設計驗證和形式等效驗證
- 實施設計,包括邏輯綜合、佈局和布線
- 分析時序、噪音、功耗、電源電壓下降、電遷移可靠性和其他電氣問題
- 為製造釋放和啟動做好準備,掌握ECO、物理設計驗證、DFT分析、針對輸出準備、後硅調試和特性化以及產品合格化