Universal Serial Bus System Architecture, 2/e (Paperback)
MindShare Inc., Don Anderson
- 出版商: Addison-Wesley Professional
- 出版日期: 2001-04-13
- 定價: USD $69.99
- 售價: $1,150
- 貴賓價: 9.5 折 $1,093
- 語言: 英文
- 頁數: 544
- 裝訂: Paperback
- ISBN: 0201309750
- ISBN-13: 9780201309751
貴賓價: $1,188PCI Express System Architecture (Paperback)
貴賓價: $950PCI System Architecture, 4/e (Paperback)
貴賓價: $884CardBus System Architecture (Paperback)
貴賓價: $684Plug and Play System Architecture
貴賓價: $1,078PCMCIA System Architecture, 2/e
貴賓價: $1,225Digital and Analog Communication Systems, 8/e (Paperback)
貴賓價: $1,093HyperTransport System Architecture (Paperback)
貴賓價: $969Compressed Image File Formats JPEG, PNG, GIF, XBM, BMP (Paperback)
貴賓價: $1,440Windows XP Embedded Step by Step
售價: $2,210Windows XP Embedded Advanced
售價: $1,664The Design Warrior's Guide to FPGAs
貴賓價: $969Asynchronous Circuit Design
貴賓價: $965The Linux Cookbook: Tips and Techniques for Everyday Use
貴賓價: $1,147How Linux Works: What Every SuperUser Should Know
貴賓價: $3,582High Speed Digital Design: A Handbook of Black Magic (Hardcover)(美國原版)
Universal Serial Bus System Architecture, Second Edition, based on the 2.0 version of the Universal Serial Bus specification, provides in-depth coverage and a detailed discussion of USB. It focuses on the USB protocol, signaling environment, and electrical specifications, along with the hardware/software interaction required to configure and access USB devices. Key topics include:
- Hot plug support (detection of low-, full-, and high-speed devices)
- Electrical signaling at the 1.5, 12, and 480Mb/s rates
- 2.0 hub operation (including split transaction support)
- 2.0 high-speed protocol (including high-bandwidth and ping transactions)
- High-speed transceiver test modes
- Suspend/resume operations
- Device descriptors
- Device requests (commands)
- USB transaction protocols (low-, full-, and high-speed)
- Bus-powered devices
- Self-powered devices
- Error detection and handling
- Device configuration
- Device classes
This second edition has been updated to reflect the changes in the USB specification from the original 1.0 to the current 2.0. The USB 2.0 specification defines high-speed transactions operating at 480Mb/s that increase throughput by a factor of 40 over the older USB devices. New high-bandwidth, ping, and split transactions have also been added to further increase efficiency of the high-speed protocol. The USB 2.0 specification makes major improvements to USB, while maintaining backward compatibility with 1.0 and 1.1 USB devices. If you design or test hardware or software that involves USB, you wouldn't want to miss the important updates in this book. Universal Serial Bus System Architecture, Second Edition, is an essential, time-saving tool.
The accompanying CD-ROM includes an 85-minute USB 2.0 overview video by Don Anderson, featuring an introduction to the basic concepts underlying USB 2.0 bus operation and protocol. Topics covered include terminology, design goals of USB, a review of low- and full-speed operation used by USB 1.0 and 1.1 systems and devices, an introduction to USB 2.0 high-speed transfers, and how USB 2.0 hubs use split transactions to provide backward compatibility to low- and full-speed devices.
The PC System Architecture Series is a crisply written and comprehensive set of guides to the most important PC hardware standards. Each title is designed to illustrate the relationship between the software and hardware and explains thoroughly the architecture, features, and operations of systems built using one particular type of chip or hardware specification.
Table of Contents
About This Book.The MindShare Architecture Series.
Specifications This Book is Based On.
Organization of This Book.
Who Should Read this Book.
Identification of Bit Fields (logical groups of bits or signals).
Visit Our Web Page.
We Want Your Feedback.
I. OVERVIEW OF USB 2.0.
1. Design Goals of USB.Shortcomings of the Original PC I/O Paradigm.
Limited System Resources.
End User Concerns.
The USB Paradigm.
Enhanced System Performance.
Hot Plug and Play Support.
Legacy Hardware/Software Support.
Summary of Key USB Features.
How to Get the USB Specifications.
2. The Big Picture.Overview.
USB 1.x Systems and Devices.
Low-Speed and Full-Speed Devices.
How Transactions Are Generated.
Sharing the Bus.
Bandwidth Consideration Summary.
2.0 Systems and Devices.
Low-Speed and Full-Speed Devices in a 2.0 System.
High-Speed Devices in a 2.0 System.
High-Speed Bandwidth Summary.
USB Client Drivers.
USB Bus Driver.
USB Host Controller Driver.
USB Host Controller/Root Hub.
USB Communications Model.
Transfers, IRPs, Frames, and Packets.
Device Framework (how devices present themselves to software).
USB Peripheral Connection.
3. Cables and Connectors.The Connectors.
Series A Connectors.
Series B Connectors.
Full- and High-Speed Cables.
Electrical and Mechanical Specifications.
4. USB Cable Power Distribution.USB Power.
Voltage Drop Budget.
Power During Hub Configuration.
Bus-Powered Hub Attached to 500ma Port.
Bus-Powered Hub Attached to 100ma Port.
Bus-Powered Hub Attached to Port with >100ma but <500ma.
Power During Configuration.
Power During Configuration.
II. LOW- & FULL-SPEED DEVICE OPERATION.
5. LS/FS Signaling Environment.Overview.
Detecting Device Attachment and Speed Detect.
Full-Speed Device Connect.
Low-Speed Device Connect.
Detecting Device Disconnect.
Start of Packet (SOP).
End of Packet (EOP).
Summary of USB Signaling States.
6. LS/FS Transfer Types & Scheduling.Overview.
Client Initiates Transfer.
Communication Initiated by I/O Request Packets.
Establishing Synchronous Connections.
The Feedback/Feed Forwarding Solution.
7. Packets & Transactions.Overview.
Packets—The Basic Building Blocks of USB Transactions.
Cyclic Redundancy Checking (CRC).
End of Packet (EOP).
Data Packets—DATA0 and Data1.
Setup Transactions/Control Transfers.
8. Error Recovery.Overview.
Bit Stuff Errors.
Packet-Related Error Handling.
False EOP During Host Transmission.
False EOP During Target Transmission.
Data Toggle Errors.
Data Toggle Procedure Without Errors.
Data Toggle Procedure with Data Packet Errors.
Data Toggle Procedure With Handshake Packet Errors.
Special Case. Data Toggle During Control Transfer.
Loss of Activity (LOA).
Babble/LOA Detection and Recovery.
Host to Hub Skew.
Hub Repeater State Machine.
Isochronous Transfers (Delivery Not Guaranteed).
Interrupt Transfer Error Recovery.
Bulk Transfer Error Recovery.
Control Transfer Error Recovery.
9. USB Power Conservation.Power Conservation—Suspend.
Device Response to Suspend.
Hub Response to Suspend.
Initiating Global Suspend.
Resume from Global Suspend.
Initiating Selective Suspend.
Resume from Selective Suspend.
Selective Suspend When Hub is Suspended.
Selective Suspend Followed by Global Suspend.
Resume via Reset.
Hub Frame Timer After Wakeup.
III. HIGH SPEED DEVICE OPERATION.
10. Overview of HS Device Operation.Overview.
New High-Speed Device Features.
1.x USB Device Support.
The 2.0 Host Controller.
11. The High-Speed Signaling Environment.Overview.
Detecting High-Speed Device Attachment.
Initial Device Detection.
Device Reset and the Chirp Sequence.
High-Speed Interfaces Idled.
High-Speed Differential Signaling.
High-Speed Driver Characteristics.
High-Speed Differential Receivers.
High-Speed Driver/Receiver Compliance Testing.
High-Speed Start of Packet & Synchronization Sequence.
High-Speed End of Packet (EOP).
Detection of High-Speed Device Removal.
High-Speed RESET and Suspend.
Differentiating Between RESET and Suspend.
12. HS Transfers, Transactions, & Scheduling.Overview.
High-Speed Transaction Scheduling.
Theoretical HS Bandwidth.
High-Speed Isochronous Transfers.
High-Speed Interrupt Transfers.
High-Speed Bulk Transfers.
High-Speed Control Transfers.
13. HS Error Detection and Handling.Overview.
High-Speed Bus Time-out.
HS Babbling Device Detection.
14. HS Suspend and Resume.Overview.
Entering Device Suspend.
IV. USB 2.0 HUB OPERATION WITH LS/FS/HS DEVICES.
15. HS Hub Overview.Overview.
USB 2.0 Hub Attached to High-Speed Port.
Low- and Full-Speed Transactions.
USB 2.0 Hub Attached to Full-Speed Port.
16. 2.0 Hubs During HS Transactions.Overview.
High-Speed Hub Repeater.
Re-clocking the Packet.
Port Selector State Machine.
The Repeater State Machine.
17. 2.0 Hubs During LS/FS Transactions.Overview.
The Structure of Split Transactions.
Isochronous Split Transaction Examples.
Example Split Transactions with Data Verification.
The Split Token Packet.
The Transaction Translator.
The Major Elements of the Transaction Translator.
Split Transaction Scheduling.
Split Transaction Scheduling Example.
Single versus Multiple Transaction Translators.
Periodic Split Transactions.
Periodic Split Transaction Pipeline.
Isochronous OUT Split Transaction Sequence.
Isochronous IN Split Transaction Sequence.
Interrupt Split OUT Transaction Sequence.
Interrupt IN Split Transaction Sequence.
Non Periodic Split Transactions.
Non-Periodic Split Transaction Pipeline.
Bulk/Control Split OUT Transaction Sequence.
Bulk/Control Split IN Transaction Sequence.
V. USB DEVICE CONFIGURATION.
18. Configuration Process.Overview.
The Configuration Software Elements.
USB Host Controller Driver.
Default Control Pipe.
Device Client Software.
Root Hub Configuration.
Each Device Is Isolated for Configuration.
Reset Forces Device to Default Address (zero).
Host Assigns a Unique Device Address.
Host Software Verifies Configuration.
Configuration Value Is Assigned.
Client Software Is Notified.
19. USB Device Configuration.Overview.
Summary of Configuration Process.
How Software Detects Device Attachment & Speed.
Polling the Status Change Endpoint.
Getting Port Status.
Resetting the Port.
Reading and Interpreting the USB Descriptors.
The Standard Descriptors.
How Software Accesses the Descriptors.
Device Qualifier Descriptor.
Other Speed Configuration Descriptor.
Client Software Configuration.
20. Hub Configuration.Configuring the Hub.
The Default Pipe.
The Status Change Pipe.
Reading the Hub's Descriptors.
1.x Hub Descriptors.
Hub's Standard Device Descriptor.
Hub Configuration Descriptor.
Hub Interface Descriptor.
Status Endpoint Descriptor.
Hub Class Descriptor.
High-Speed Capable Hub Descriptors.
Descriptors When Hub Is Operating at Full Speed.
The 2.0 Hub's Class-Specific Descriptor.
Powering the Hub.
Checking Hub Status.
Detecting Hub Status Changes.
Reading the Hub Status Field.
Reading Port Status.
Enabling the Device.
Summary of Hub Port States.
21. Device Classes.Overview.
Audio Device Class.
Standard Audio Interface Requirements.
Audio Class-Specific Descriptors.
Audio Class-Specific Requests.
Communications Device Class.
Communications Device Interfaces.
Communications Class-Specific Descriptors.
Communications Class-Specific Requests.
Display Device Class.
The Standard Display Device Class Interface.
Display Device-Specific Descriptors.
Mass Storage Device Class.
Standard Mass Storage Interface.
General Mass Storage Subclass.
Solid State Subclass.
Class- and Device-Specific USB Requests.
VI. USB SOFTWARE OVERVIEW.
22. Overview of USB Host Software.USB Software.
The Software Components.
USB Driver (USBD).
USB Elements Requiring Configuration.
Allocating USB Resources.
Data Transfer Management.
Providing Client Services (The USB Driver Interface).
Appendix A. Standard Device Requests.Overview.
Standard Device Requests.
Device Remote Wakeup.
High-speed Driver/Receiver Compliance Testing.
Appendix B. Hub Requests.Overview.
Hub Request Types.
Standard Requests and Hub Response.
Hub Class Requests.
Get/Set Descriptor Request.
Get Hub Status Request.
Hub Status Fields.
Hub State Change Fields.
Set/Clear Hub Feature Request.
Hub Local Power Change Request.
Hub Over-Current Change Request.
Get Port Status Request.
Port Status Fields.
Port Change Fields.
Set/Clear Port Feature.
Port Test Modes.
Get Bus State.
Appendix C. Universal Host Controller.Overview.
Universal Host Controller Transaction Scheduling.
Universal Host Controller Frame List Access.
UHC Transfer Scheduling Mechanism.
Bus Bandwidth Reclamation.
UHC Control Registers.
Appendix D. Open Host Controller.Overview.
Open Host Controller Transfer Scheduling.
The Open Host Controller Transfer Mechanism.
The ED and TD List Structure.
Interrupt Transfer Scheduling.
General Transfer Descriptor.
Isochronous Transfer Descriptor.
The Open Host Controller Registers.