Designing Digital Computer Systems with Verilog

David J. Lilja, Sachin S. Sapatnekar

  • 出版商: Cambridge University Press
  • 出版日期: 2005-01-17
  • 售價: $1,300
  • 貴賓價: 9.8$1,274
  • 語言: 英文
  • 頁數: 176
  • 裝訂: Hardcover
  • ISBN: 052182866X
  • ISBN-13: 9780521828666
  • 相關分類: Verilog

下單後立即進貨 (3週~5週)

買這商品的人也買了...

商品描述

Description

This unique book serves both as an introduction to computer architecture and as a guide to using a hardware description language (HDL) to design, model and simulate real digital systems. The book starts with an introduction to Verilog - the HDL chosen for the book since it is widely used in industry and straightforward to learn. Next, the instruction set architecture (ISA) for the simple VeSPA (Very Small Processor Architecture) processor is defined this is a real working device that has been built and tested at the University of Minnesota by the authors. The VeSPA ISA is used throughout the remainder of the book to demonstrate how behavioral and structural models can be developed and intermingled in Verilog. Although Verilog is used throughout, the lessons learned will be equally applicable to other HDLs. Written for senior and graduate students, this book is also an ideal introduction to Verilog for practising engineers.


• Unique approach combines tools and methods of VLSI design
• Uses industry standard Verilog hardware description software
• Complete ground-up approach covers all aspects of a real microprocessor design


 

Table of Contents

1. Controlling complexity; 2. A Verilogical place to start; 3. Defining the instruction set architecture; 4. Algorithmic behavioral modeling; 5. Building an assembler for VeSPA; 6. Pipelining; 7. Implementation of the pipelined processor; 8. Verification; A. The VeSPA instruction set architecture (ISA); B. The VASM assembler.