Modeling and Verification Using UML Statecharts: A Working Guide to Reactive System Design, Runtime Monitoring and Execution-based Model Checking

Doron Drusinsky

  • 出版商: Newnes
  • 出版日期: 2006-04-03
  • 售價: $2,240
  • 貴賓價: 9.5$2,128
  • 語言: 英文
  • 頁數: 400
  • 裝訂: Hardcover
  • ISBN: 0750679492
  • ISBN-13: 9780750679497
  • 相關分類: UML
  • 立即出貨 (庫存=1)

買這商品的人也買了...

商品描述

Description

As systems being developed by industry and government grow larger and more complex, the need for superior specification and verification approaches and tools becomes increasingly vital. The developer and customer must have complete confidence that the design produced is correct, and that it meets forma development and verification standards. In this text, UML expert author Dr. Doron Drusinsky compiles all the latest information on the application of UML (Universal Modeling Language) statecharts, temporal logic, automata, and other advanced tools for run-time monitoring and verification. This is the first book that deals specifically with UML verification techniques. This important information is introduced within the context of real-life examples and solutions, particularly focusing on national defense applications. A practical text, as opposed to a high-level theoretical one, it emphasizes getting the system developer up-to-speed on using the tools necessary for daily practice.

 

Table of Contents

Chapter 1: Formal Requirements and Finite Automata Overview 1.1. Terms 1.2. Finite Automata: The Basics 1.3 Regular Expressions 1.4. Deterministic Finite Automata and Finite State Diagrams 1.5. Nondeterministic Finite Automata 1.6. Other Forms of FA 1.7. FA Conversions and Lower Bounds 1.8. Operations on Regular Requirements 1.9. Succinctness of FA 1.10. Specifications as Zipped Requirements 1.11. Finite State Machines 1.12. Normal Form and Minimization of FA and FSMs Chapter 2: Statecharts 2.1. Transformational vs. Reactive Components 2.2. Statecharts in Brief 2.3. A Related Tool 2.4. Basic Elements of Statecharts 2.5. Code Generation and Scheduling 2.6. Event-Driven Statecharts, Procedural Statecharts and Mixed Flowcharts and Statecharts 2.7. Flowcharts inside Statecharts: Workflow within Event-Driven Controllers 2.8. Nonstandard Elements of Statecharts 2.9. Passing Data to a Statechart Controller 2.10. JUnit Testing of Statechart Objects 2.11. Statecharts vs. Message Sequence Charts and Scenarios 2.12. Probabilistic Statecharts Chapter 3: Academic Specification Languages for Reactive Systems 3.1. Natural Language Specifications 3.2. Using Specification Languages for Runtime Monitoring 3.3. Linear-time Temporal Logic (LTL) 3.4. Other Formal Specification Languages for Reactive Systems Chapter 4: Using Statechart Assertions for Formal Specification 4.1. Statechart Specification Assertions 4.2. Nondeterministic Statechart Assertions 4.3. Operations on Assertions 4.4. Quantified Distributed Assertions 4.5. Runtime Recovery for Assertion Violations 4.6. The Language Dog-Fight: Statechart Assertions vs. LTL and ERE 4.7. Succinctness of Pure Statechart Assertions 4.8. Temporal Assertions vs. JML and Java Assertions 4.9. Commonly Used Assertions Chapter 5: Creating and Using Temporal Statechart Assertions 5.1. Motivation, or Why Use Temporal Assertions? 5.2. Applying Assertions: Three Uses 5.3. Writing Assertions 5.4. Runtime Execution Monitoring?Runtime Verification 5.5. Runtime Recovery from Requirement Violations 5.6. Automatic Test Generation 5.7. Execution-Based Model Checking Chapter 6: Application of Formal Specifications and Runtime Monitoring to the Ballistic Missile Defense Project 6.1. Abstract 6.2. Context 6.3. Formal Specification and Verification Approach. 6.4. Overall Value 6.5. Challenges Appendix: TLCharts: Syntax and Semantics A.1. About TLCharts A.2. Syntax A.3. Semantics without Temporal Conditions A.4. Semantics with Temporal Conditions A.5. TLCharts with Overlapping States Bibliographical Notes Index

商品描述(中文翻譯)

描述

隨著工業和政府開發的系統變得越來越大且複雜,對於優秀的規格和驗證方法和工具的需求變得越來越重要。開發人員和客戶必須對所產生的設計完全有信心,並且符合正式的開發和驗證標準。在這本書中,UML專家Doron Drusinsky博士匯編了關於UML(通用建模語言)狀態圖、時間邏輯、自動機和其他高級工具在運行時監控和驗證中的最新信息。這是第一本專門討論UML驗證技術的書籍。這些重要的信息是在實際例子和解決方案的背景下介紹的,特別關注國家防衛應用。這是一本實用的書籍,而不是高層次的理論書籍,它強調讓系統開發人員掌握日常實踐所需的工具。

目錄

第1章:正式需求和有限自動機概述 1.1.術語 1.2.有限自動機:基礎知識 1.3 正則表達式 1.4. 確定性有限自動機和有限狀態圖 1.5. 非確定性有限自動機 1.6. 其他形式的FA 1.7. FA轉換和下界 1.8. 正則需求的操作 1.9. FA的簡潔性 1.10. 規範作為壓縮需求 1.11. 有限狀態機 1.12. FA和FSM的正常形式和最小化 第2章:狀態圖 2.1. 轉換性和反應性組件 2.2. 簡介狀態圖 2.3. 相關工具 2.4. 狀態圖的基本元素 2.5. 代碼生成和調度 2.6. 事件驅動的狀態圖,程序性狀態圖和混合流程圖和狀態圖 2.7. 狀態圖內的流程圖:事件驅動控制器內的工作流程 2.8. 狀態圖的非標準元素 2.9. 將數據傳遞給狀態圖控制器 2.10. 狀態圖對象的JUnit測試 2.11. 狀態圖與消息序列圖和場景 2.12. 概率狀態圖 第3章:學術規範語言用於反應性系統 3.1. 自然語言規範 3.2. 使用規範語言進行運行時監控 3.3. 線性時間時態邏輯(LTL) 3.4. 其他用於反應性系統的形式化規範語言 第4章:使用狀態圖斷言進行正式規範 4.1. 狀態圖規範斷言 4.2. 非確定性狀態圖斷言 4.3. 斷言的操作 4.4. 量化分佈斷言 4.5. 斷言違規的運行時恢復 4.6. 語言對決:狀態圖斷言vs. LTL和ERE 4.7. 純狀態圖斷言的簡潔性 4.8. 時態斷言