System-on-a-Chip Verification - Methodology and Techniques (Hardcover)

Prakash Rashinkar, Peter Paterson, Leena Singh

  • 出版商: Springer
  • 出版日期: 2000-12-31
  • 定價: $1,050
  • 售價: $1,050
  • 貴賓價: 9.5$998
  • 語言: 英文
  • 頁數: 372
  • 裝訂: Hardcover
  • ISBN: 0792372794
  • ISBN-13: 9780792372790

立即出貨 (庫存=1)

買這商品的人也買了...

商品描述

System-On-a-Chip Verification: Methodology and Techniques is the first book to cover verification strategies and methodologies for SOC verification from system level verification to the design sign- off. The topics covered include Introduction to the SOC design and verification aspects, System level verification in brief, Block level verification, Analog/mixed signal simulation, Simulation, HW/SW Co-verification, Static netlist verification, Physical verification, and Design sign-off in brief. All the verification aspects are illustrated with a single reference design for Bluetooth application.

System-On-a-Chip Verification: Methodology and Techniques takes a systematic approach that covers the following aspects of verification strategy in each chapter:
  1. Explanation of the objective involved in performing verification after a given design step;
  2. Features of options available;
  3. When to use a particular option;
  4. How to select an option; and
  5. Limitations of the option.

This exciting new book will be of interest to all designers and test professionals.

Contents

1: Introduction.

2: System-Level Verification.

3: Block-Level Verification. 

4: Analog/Mixed Signal Simulation.

5: Simulation.

 6: Hardware/Software Co-verification.

 7: Static Netlist Verification.

8: Physical Verification and Design Sign-off.