System-on-a-Chip Verification - Methodology and Techniques (Hardcover)
Prakash Rashinkar, Peter Paterson, Leena Singh
- 出版商: Springer
- 出版日期: 2000-12-31
- 售價: $1,050
- 貴賓價: 9.5 折 $998
- 語言: 英文
- 頁數: 372
- 裝訂: Hardcover
- ISBN: 0792372794
- ISBN-13: 9780792372790
立即出貨 (庫存=1)
買這商品的人也買了...
-
![]()
程式設計師的自我修養－連結、載入、程式庫$580售價: $458 -
![]()
貴賓價: $1,093Writing Testbenches: Functional Verification of HDL Models, 2/e (Hardocver) -
![]()
Debug Hacks 除錯駭客－極致除錯的技巧與工具$580貴賓價: $522 -
![]()
Linux Device Driver Programming 驅動程式設計$690售價: $545 -
![]()
貴賓價: $1,425Writing Testbenches using SystemVerilog (Hardcover) -
![]()
Binary Hacks－駭客秘傳技巧一百招$580貴賓價: $522 -
![]()
Linux Kernel Hacks 改善效能、提昇開發效率及節能的技巧與工具$680售價: $537 -
![]()
人月神話：軟體專案管理之道 (20 週年紀念版)(The Mythical Man-Month: Essays on Software Engineering, Anniversary Edition, 2/e)$480售價: $379 -
![]()
貴賓價: $2,898Formal Verification: An Essential Toolkit for Modern VLSI Design (Paperback) -
![]()
貴賓價: $3,055Verification Techniques for System-Level Design (Hardcover) -
![]()
Embedded Linux 開發實務徹底研究 (Embedded Linux Primer: A Practical Real-World Approach)$720售價: $612 -
![]()
嵌入式系統－結構、程式設計、系統設計(Embedded Systems: Architecture, Programming and Design)$680貴賓價: $612 -
![]()
售價: $735Pragmatic Version Control: Using Subversion, 2/e -
![]()
Eclipse 整合開發工具 (Eclipse)$540售價: $427 -
![]()
貴賓價: $1,235Computer Architecture: A Quantitative Approach, 3/e(精裝本) -
![]()
貴賓價: $998Reuse Methodology Manual for System-On-A-Chip Designs, 3/e (Hardcover) -
![]()
貴賓價: $1,529Semiconductor Material and Device Characterization, 2/e -
![]()
從 Paxos 到 Zookeeper：分散式一致性原理與實例 (舊名: 撐起14億人電商的技術機密：用Paxos及ZooKeeper打造分散叢集 (舊版: 全球最大的商業分散式叢集實作：淘寶技術長親手教你Paxos及ZooKeeper)$580貴賓價: $458 -
![]()
並行之美學－撰寫平行應用程式的新手指南 (The Art of Concurrency: A Thread Monkey's Guide to Writing Parallel Applications)$580售價: $458 -
![]()
Linux 指令大全 (The Linux Command Line: A Complete Introduction)$590售價: $466
商品描述
System-On-a-Chip Verification:
Methodology and Techniques is the first book to cover verification
strategies and methodologies for SOC verification from system level verification
to the design sign- off. The topics covered include Introduction to the SOC
design and verification aspects, System level verification in brief, Block level
verification, Analog/mixed signal simulation, Simulation, HW/SW Co-verification,
Static netlist verification, Physical verification, and Design sign-off in
brief. All the verification aspects are illustrated with a single reference
design for Bluetooth application.
System-On-a-Chip Verification: Methodology and Techniques takes a systematic approach that covers the following aspects of verification strategy in each chapter:
System-On-a-Chip Verification: Methodology and Techniques takes a systematic approach that covers the following aspects of verification strategy in each chapter:
- Explanation of the objective involved in performing verification after a given design step;
- Features of options available;
- When to use a particular option;
- How to select an option; and
- Limitations of the option.
This exciting new book will be of interest to all designers and test professionals.
Contents
1: Introduction.
2: System-Level Verification.
3: Block-Level Verification.
4: Analog/Mixed Signal Simulation.
5: Simulation.
6: Hardware/Software Co-verification.
7: Static Netlist Verification.
8: Physical Verification and Design Sign-off.