Embedded SoPC Design with Nios II Processor and Verilog Examples (dhl)
暫譯: 基於 Nios II 處理器與 Verilog 範例的嵌入式 SoPC 設計

Pong P. Chu

Embedded SoPC Design with Nios II Processor and Verilog Examples (dhl)

買這商品的人也買了...

商品描述

Explores the unique hardware programmability of FPGA-based embedded systems, using a learn-by-doing approach to introduce the concepts and techniques for embedded SoPC design with Verilog

An SoPC (system on a programmable chip) integrates a processor, memory modules, I/O peripherals, and custom hardware accelerators into a single FPGA (field-programmable gate array) device. In addition to the customized software, customized hardware can be developed and incorporated into the embedded system as well—allowing us to configure the soft-core processor, create tailored I/O interfaces, and develop specialized hardware accelerators for computation-intensive tasks.

Utilizing an Altera FPGA prototyping board and its Nios II soft-core processor, Embedded SoPC Design with Nios II Processor and Verilog Examples takes a "learn by doing" approach to illustrate the hardware and software design and development process by including realistic projects that can be implemented and tested on the board.

Emphasizing hardware design and integration throughout, the book is divided into four major parts:

  • Part I covers HDL and synthesis of custom hardware

  • Part II introduces the Nios II processor and provides an overview of embedded software development

  • Part III demonstrates the design and development of hardware and software of several complex I/O peripherals, including a PS2 keyboard and mouse, a graphic video controller, an audio codec, and an SD (secure digital) card

  • Part IV provides several case studies of the integration of hardware accelerators, including a custom GCD (greatest common divisor) circuit, a Mandelbrot set fractal circuit, and an audio synthesizer based on DDFS (direct digital frequency synthesis) methodology

While designing and developing an embedded SoPC can be rewarding, the learning can be a long and winding journey. This book shows the trail ahead and guides readers through the initial steps to exploit the full potential of this emerging methodology.

商品描述(中文翻譯)

探索基於FPGA的嵌入式系統的獨特硬體可程式化性，採用實作學習的方法介紹使用Verilog進行嵌入式SoPC設計的概念和技術。

SoPC（可程式晶片系統）將處理器、記憶體模組、I/O外圍設備和自訂硬體加速器整合到單一的FPGA（現場可程式邏輯閘陣列）裝置中。除了自訂軟體外，還可以開發和整合自訂硬體到嵌入式系統中，這使我們能夠配置軟核心處理器、創建量身訂做的I/O介面，並為計算密集型任務開發專用的硬體加速器。

本書《使用Nios II處理器和Verilog範例的嵌入式SoPC設計》利用Altera FPGA原型板及其Nios II軟核心處理器，採取「實作學習」的方法，通過包含可在板上實施和測試的真實項目來說明硬體和軟體的設計與開發過程。

本書強調硬體設計和整合，分為四個主要部分：

第一部分涵蓋HDL和自訂硬體的綜合。

第二部分介紹Nios II處理器並提供嵌入式軟體開發的概述。

第三部分展示幾個複雜I/O外圍設備的硬體和軟體設計與開發，包括PS2鍵盤和滑鼠、圖形視頻控制器、音頻編解碼器和SD（安全數位）卡。

第四部分提供幾個硬體加速器整合的案例研究，包括自訂的GCD（最大公因數）電路、Mandelbrot集合分形電路，以及基於DDFS（直接數位頻率合成）方法的音頻合成器。

雖然設計和開發嵌入式SoPC可能是有回報的，但學習過程可能是一段漫長而曲折的旅程。本書展示了前方的道路，並指導讀者通過初步步驟，充分發揮這一新興方法的潛力。

類似商品

最後瀏覽商品 (20)