商品描述
This is a workbook for Universal Verification Methodology
類似商品
-
Computer-Aided Verification of Coordinating Processes: The Automata-Theoretic Approach (Princeton Legacy Library)$7,360$7,212 -
VIP 95折
Designing with FPGAs and CPLDs$3,190$3,030 -
ASIC/SoC Functional Design Verification: A Comprehensive Guide to Technologies and Methodologies (Hardcover)$7,180$7,036 -
Getting Started with UVM: A Beginner's Guide (Paperback)$1,100$1,078 -
VIP 95折
Optimization of Gridshells Against Instability Considering Joints' Mechanical Performance$1,900$1,805 -
Writing Testbenches using SystemVerilog (Hardcover)$8,900$8,722 -
Verification Methodology Manual for SystemVerilog (Hardcover) (書側有霉斑,不介意在下單)$1,380$1,352 -
Analog-Mixed Signal Verification$2,920$2,861 -
VIP 95折
Practical UVM: Step by Step with IEEE 1800.2 (Paperback)$2,500$2,375 -
VIP 95折
Visual Data Mining: The VisMiner Approach, 2/e (Hardcover)$2,560$2,432
最後瀏覽商品 (3)
-
VIP 95折
Soft Computing Applications in Modern Power and Energy Systems: Select Proceedings of Eprec 2023, Volume 4$5,880$5,586 -
VIP 95折
Benefit-Risk Assessment Methods in Medical Product Development: Bridging Qualitative and Quantitative Assessments$2,810$2,669 -
VIP 95折
Advances in Computers, Volume 113$6,230$5,918