相關主題
商品描述
This is a workbook for Universal Verification Methodology
此商品已下架，若仍需天瓏代為查詢或代購書籍，請與門市客服人員聯繫，或 E-mail 至 service@tenlong.com.tw 將有專人為您服務。
類似商品
-
Computer-Aided Verification of Coordinating Processes: The Automata-Theoretic Approach (Princeton Legacy Library)$7,360$7,212 -
VIP 95折
Designing with FPGAs and CPLDs$2,840$2,698 -
ASIC/SoC Functional Design Verification: A Comprehensive Guide to Technologies and Methodologies (Hardcover)$7,180$7,036 -
Getting Started with UVM: A Beginner's Guide (Paperback)$1,100$1,078 -
VIP 95折
Optimization of Gridshells Against Instability Considering Joints' Mechanical Performance$1,900$1,805 -
Verification Methodology Manual for SystemVerilog (Hardcover) (書側有霉斑,不介意在下單)$1,380$1,352 -
Analog-Mixed Signal Verification$2,920$2,861 -
VIP 95折
Visual Data Mining: The VisMiner Approach, 2/e (Hardcover)$2,560$2,432 -
Writing Testbenches using SystemVerilog (Hardcover)$8,900$8,722 -
Practical UVM: Step by Step with IEEE 1800.2 (Paperback)$2,500$2,450
