Logic Design and Verification Using SystemVerilog (Revised)
Donald Thomas
- 出版商: W. W. Norton
- 出版日期: 2016-03-01
- 售價: $2,340
- 貴賓價: 9.5 折 $2,223
- 語言: 英文
- 頁數: 336
- 裝訂: Paperback
- ISBN: 1523364025
- ISBN-13: 9781523364022
-
相關分類:
Verilog、邏輯設計 Logic-design
立即出貨 (庫存=1)
買這商品的人也買了...
-
$3,250$3,088 -
$5,600$5,320 -
$1,150$1,127 -
$720$706 -
$580$493 -
$1,550$1,519 -
$260$208 -
$1,640$1,558 -
$480$379 -
$301ModelSim 電子系統分析及模擬(第2版)
-
$229精通 LabVIEW 信號處理
-
$580$493 -
$3,000$2,850 -
$1,200$1,140 -
$1,280$1,216 -
$5,230$4,969 -
$3,360$3,192 -
$1,350$1,283 -
$594$564 -
$800$632 -
$780$663 -
$580$458 -
$1,080$1,026 -
$403CPLD / FPGA 設計與應用基礎教程:從 Verilog HD L到 SystemVerilog
-
$2,280$2,166
商品描述
SystemVerilog is a Hardware Description Language that enables designers to work at the higher levels of logic design abstractions that match the increased complexity of current day integrated circuit and field-programmable gate array (FPGA) designs. The majority of the book assumes a basic background in logic design and software programming concepts. It is directed at: • students currently in an introductory logic design course that also teaches SystemVerilog, • designers who want to update their skills from Verilog or VHDL, and • students in VLSI design and advanced logic design courses that include verification as well as design topics. The book starts with a tutorial introduction on hardware description languages and simulation. It proceeds to the register-transfer design topics of combinational and finite state machine (FSM) design — these mirror the topics of introductory logic design courses. The book covers the design of FSM-datapath designs and their interfaces, including SystemVerilog interfaces. Then it covers the more advanced topics of writing testbenches including using assertions and functional coverage. A comprehensive index provides easy access to the book’s topics. The goal of the book is to introduce the broad spectrum of features in the language in a way that complements introductory and advanced logic design and verification courses, and then provides a basis for further learning. Solutions to problems at the end of chapters, and text copies of the SystemVerilog examples are available from the author as described in the Preface.