Fault Tolerant Computer Architecture (Synthesis Lectures on Computer Architecture)

Daniel J. Sorin

  • 出版商: Morgan and Claypool Publishers
  • 出版日期: 2009-05-29
  • 售價: $1,738
  • 貴賓價: 9.5$1,651
  • 語言: 英文
  • 頁數: 116
  • 裝訂: Paperback
  • ISBN: 1598299530
  • ISBN-13: 9781598299533

下單後立即進貨 (1週~2週)

商品描述

For many years, most computer architects have pursued one primary goal: performance. Architects have translated the ever-increasing abundance of ever-faster transistors provided by Moore's law into remarkable increases in performance. Recently, however, the bounty provided by Moore's law has been accompanied by several challenges that have arisen as devices have become smaller, including a decrease in dependability due to physical faults. In this book, we focus on the dependability challenge and the fault tolerance solutions that architects are developing to overcome it. The two main purposes of this book are to explore the key ideas in fault-tolerant computer architecture and to present the current state-of-the-art - over approximately the past 10 years - in academia and industry. Table of Contents: Introduction / Error Detection / Error Recovery / Diagnosis / Self-Repair / The Future