Layout Techniques for MOSFETs
Salvador Pinillos Gimenez
- 出版商: Morgan & Claypool
- 出版日期: 2016-03-24
- 售價: $1,410
- 貴賓價: 9.5 折 $1,340
- 語言: 英文
- 頁數: 82
- 裝訂: Paperback
- ISBN: 162705488X
- ISBN-13: 9781627054881
-
相關分類:
電子商務 E-commerce、電子學 Eletronics、電路學 Electric-circuits
海外代購書籍(需單獨結帳)
買這商品的人也買了...
-
$1,558Introduction to Algorithms, 3/e (IE-Paperback)
-
$1,372Advanced Digital Design with the Verilog HDL, 2/e (IE-Paperback)
-
$301企業大數據處理:Spark、Druid、Flume與Kafka應用實踐(BigData Processing with Spark,Druid,Flume and Kafka)
-
$250PySpark 實戰指南 : 利用 Python 和 Spark 構建數據密集型應用並規模化部署 (Learning PySpark)
-
$1,805$1,710
相關主題
商品描述
This book aims at describing in detail the different layout techniques for remarkably boosting the electrical performance and the ionizing radiation tolerance of planar Metal-Oxide-Semiconductor (MOS) Field Effect Transistors (MOSFETs) without adding any costs to the current planar Complementary MOS (CMOS) integrated circuits (ICs) manufacturing processes. These innovative layout styles are based on pn junctions engineering between the drain/source and channel regions or simply MOSFET gate layout change. These interesting layout structures are capable of incorporating new effects in the MOSFET structures, such as the Longitudinal Corner Effect (LCE), the Parallel connection of MOSFETs with Different Channel Lengths Effect (PAMDLE), the Deactivation of the Parallel MOSFETs in the Bird's Beak Regions (DEPAMBBRE), and the Drain Leakage Current Reduction Effect (DLECRE), which are still seldom explored by the semiconductor and CMOS ICs industries. Several three-dimensional (3D) numerical simulations and experimental works are referenced in this book to show how these layout techniques can help the designers to reach the analog and digital CMOS ICs specifications with no additional cost. Furthermore, the electrical performance and ionizing radiation robustness of the analog and digital CMOS ICs can significantly be increased by using this gate layout approach.
商品描述(中文翻譯)
本書旨在詳細描述不同的佈局技術,以顯著提升平面金屬氧化物半導體場效應電晶體(MOSFET)的電性能和耐電離輻射能力,而不增加目前平面互補式金屬氧化物半導體(CMOS)集成電路(IC)製造過程的成本。這些創新的佈局風格基於漏極/源極和通道區域之間的pn結工程或僅僅是MOSFET閘極佈局的改變。這些有趣的佈局結構能夠在MOSFET結構中引入新的效應,例如長向角效應(LCE)、不同通道長度的MOSFET並聯效應(PAMDLE)、鳥嘴區域並聯MOSFET的失活效應(DEPAMBBRE)和漏極漏電流減少效應(DLECRE),這些效應在半導體和CMOS IC行業中仍然很少被探索。本書引用了多個三維(3D)數值模擬和實驗作品,以展示這些佈局技術如何幫助設計師在不增加成本的情況下達到模擬和數字CMOS IC的規格要求。此外,通過使用這種閘極佈局方法,模擬和數字CMOS IC的電性能和耐電離輻射能力可以顯著提高。