Die-stacking Architecture
Yuan Xie, Jishen Zhao
- 出版商: Morgan & Claypool
- 出版日期: 2015-06-01
- 售價: $1,910
- 貴賓價: 9.5 折 $1,815
- 語言: 英文
- 頁數: 128
- 裝訂: Paperback
- ISBN: 162705765X
- ISBN-13: 9781627057653
海外代購書籍(需單獨結帳)
買這商品的人也買了...
-
$980$960 -
$1,250$1,225 -
$740$703 -
$520$468 -
$520$494 -
$1,615Introduction to Probability, 2/e (IE-Paperback)
-
$1,197Data and Computer Communications, 10/e (IE-Paperback)
-
$1,200$1,140 -
$1,480$1,406 -
$1,820$1,729 -
$1,350$1,323 -
$1,230$1,169 -
$352機器視覺算法與應用 (雙語版)
-
$834$792 -
$356$335 -
$780$764 -
$1,320$1,254 -
$560計算的世界
-
$420$378 -
$250通信簡史:從信鴿到6G+
-
$403一本書讀懂 AIGC:ChatGPT、AI繪畫、智能文明與生產力變革
-
$311你好,ChatGPT AI ChatGPT GPT-3 GPT-4
-
$654$621 -
$454RISC-V 開放架構設計之道
-
$880$695
商品描述
The emerging three-dimensional (3D) chip architectures, with their intrinsic capability of reducing the wire length, promise attractive solutions to reduce the delay of interconnects in future microprocessors. 3D memory stacking enables much higher memory bandwidth for future chip-multiprocessor design, mitigating the "memory wall" problem. In addition, heterogenous integration enabled by 3D technology can also result in innovative designs for future microprocessors. This book first provides a brief introduction to this emerging technology, and then presents a variety of approaches to designing future 3D microprocessor systems, by leveraging the benefits of low latency, high bandwidth, and heterogeneous integration capability which are offered by 3D technology.