System-on-Chip Test Architectures (Hardcover)

Laung-Terng Wang, Charles E. Stroud, Nur A. Touba

  • 出版商: Morgan Kaufmann
  • 出版日期: 2007-12-04
  • 售價: $1,190
  • 貴賓價: 9.8$1,166
  • 語言: 英文
  • 頁數: 896
  • 裝訂: Hardcover
  • ISBN: 012373973X
  • ISBN-13: 9780123739735

立即出貨 (庫存=1)

買這商品的人也買了...

相關活動主題

20180806 35 %e9%87%91%e5%b1%ac%e6%9b%b8%e7%b1%a4small

商品描述

Description

Modern electronics testing has a legacy of more than 40 years. The introduction of new technologies, especially nanometer technologies with 90nm or smaller geometry, has allowed the semiconductor industry to keep pace with the increased performance-capacity demands from consumers. As a result, semiconductor test costs have been growing steadily and typically amount to 40% of today?s overall product cost. This book is a comprehensive guide to new VLSI Testing and Design-for-Testability techniques that will allow students, researchers, DFT practitioners, and VLSI designers to master quickly System-on-Chip Test architectures, for test debug and diagnosis of digital, memory, and analog/mixed-signal designs.

Table of Contents

Introduction; Digital Test Architectures; Fault-Tolerant Design; SOC/NOC Test Architectures; SIP Test Architectures; Delay Testing; Low-Power Testing; Coping with Physical Failures, Soft Errors, and Reliability Issues; Design for Manufacturability and Yield; Design for Debug and Diagnosis; Software-Based Self-Testing; FPGA Testing; MEMS Testing; High-Speed I/O Interface; Analog and Mixed-Signal Test Architectures; RF Testing; Testing Aspects of Nanotechnology Trends.