Finite State Machines in Hardware: Theory and Design (with VHDL and SystemVerilog)(Paperback)
暫譯: 硬體中的有限狀態機:理論與設計(使用 VHDL 和 SystemVerilog)(平裝本)
Pedroni, Volnei A.
- 出版商: MIT
- 出版日期: 2025-05-27
- 售價: $2,280
- 貴賓價: 9.5 折 $2,166
- 語言: 英文
- 頁數: 352
- 裝訂: Quality Paper - also called trade paper
- ISBN: 0262052903
- ISBN-13: 9780262052900
-
相關分類:
邏輯設計 Logic-design
海外代購書籍(需單獨結帳)
買這商品的人也買了...
-
Systemverilog for Verification: A Guide to Learning the Testbench Language Features, 3/e (Hardcover)$2,450$2,401 -
Extreme C$2,100$1,995 -
經典電腦科學問題解析|使用 Python (Classic Computer Science Problems in Python)$480$408 -
$1,520電磁兼容原理與應用 -- 方法分析電路測量, 3/e (Electromagnetic Compatibility: Methods, Analysis, Circuits, and Measurement, 3/e) -
Peopleware:腦力密集產業的人才管理之道 (經典紀念版)$460$363 -
$959AI 芯片:前沿技術與創新未來 -
與熊共舞:軟體專案的風險管理 (經典紀念版)$480$379 -
資料科學的建模基礎 : 別急著 coding!你知道模型的陷阱嗎?$599$509 -
STM32 入門 100步$599$569 -
資料科學的統計實務 : 探索資料本質、扎實解讀數據,才是機器學習成功建模的第一步$599$473 -
Metadata 後設資料:精準搜尋、一找就中,數據就是資產!教你活用「描述資料的資料」,加強資訊的連結和透通$420$332 -
Python for RTL Verification: A complete course in Python, cocotb, and pyuvm (Paperback)$1,800$1,764 -
$1,316矩陣力量 (線性代數全彩圖解 + 微課 + Python 編程) -
$1,214數學要素 (全彩圖解 + 微課 + Python 編程) -
從「利率」看經濟:看懂財經大勢,學會投資理財$450$356 -
精實執行|精實創業指南, 3/e (Running Lean: Iterate from Plan A to a Plan That Works, 3/e)$580$458 -
C++ 軟體設計|高品質軟體的設計原則和模式 (C++ Software Design: Design Principles and Patterns for High-Quality Software)$780$616 -
AI 時代 Math 元年 : 用 Python 全精通矩陣及線性代數$1,280$1,011 -
$1,316可視之美 (數據可視化 + 數學藝術 + 學術繪圖 + Python 創意編程) -
最後期限:專案管理101個成功法則 (20週年紀念版)$390$308 -
UNIX 環境高級編程, 3/e$1,374$1,305 -
赤字迷思:現代貨幣理論和為人民而生的經濟$540$427 -
簡約的軟體開發思維:用 Functional Programming 重構程式 - 以 Javascript 為例 (Grokking Simplicity: Taming Complex Software with Functional Thinking)$1,000$790 -
工程師的思考法則:擁有科學邏輯的頭腦,像工程師一樣思考【暢銷經典版】$380$300 -
深度學習詳解|台大李宏毅老師機器學習課程精粹$750$593
商品描述
A comprehensive guide to the theory and design of hardware-implemented finite state machines, with design examples developed in both VHDL and SystemVerilog languages. Modern, complex digital systems invariably include hardware-implemented finite state machines. The correct design of such parts is crucial for attaining proper system performance. This book offers detailed, comprehensive coverage of the theory and design for any category of hardware-implemented finite state machines. It describes crucial design problems that lead to incorrect or far from optimal implementation and provides examples of finite state machines developed in both VHDL and SystemVerilog (the successor of Verilog) hardware description languages. Important features include: extensive review of design practices for sequential digital circuits; a new division of all state machines into three hardware-based categories, encompassing all possible situations, with numerous practical examples provided in all three categories; the presentation of complete designs, with detailed VHDL and SystemVerilog codes, comments, and simulation results, all tested in FPGA devices; and exercise examples, all of which can be synthesized, simulated, and physically implemented in FPGA boards. Additional material is available on the book's Website. Designing a state machine in hardware is more complex than designing it in software. Although interest in hardware for finite state machines has grown dramatically in recent years, there is no comprehensive treatment of the subject. This book offers the most detailed coverage of finite state machines available. It will be essential for industrial designers of digital systems and for students of electrical engineering and computer science.
商品描述(中文翻譯)
抱歉,您似乎沒有提供要翻譯的內容。請提供需要翻譯的文本,我將很樂意協助您進行翻譯。
作者簡介
Volnei A. Pedroni is Professor Emeritus in the Electronics Engineering Department at Brazil's Federal University of Technology, UTFPR, and a regular Visiting Professor of Electrical Engineering at the California Institute of Technology. Dr. Pedroni's MSc and PhD degrees are both from Caltech. He is the author of Finite State Machines in Hardware: Theory and Design (with VHDL and SystemVerilog) (MIT Press).
作者簡介(中文翻譯)
Volnei A. Pedroni 是巴西聯邦科技大學 (UTFPR) 電子工程系的名譽教授,同時也是加州理工學院 (Caltech) 電機工程的定期訪問教授。Pedroni 博士的碩士和博士學位均來自加州理工學院。他是《硬體中的有限狀態機:理論與設計(使用 VHDL 和 SystemVerilog)》一書的作者(麻省理工學院出版社)。