Design of CMOS Phase-Locked Loops: From Circuit Level to Architecture Level (Hardcover)
Razavi, Behzad
立即出貨 (庫存 < 4)
買這商品的人也買了...
-
$1,390$1,362 -
$580$589 -
$1,800$1,764 -
$1,680$1,646 -
$1,780$1,744 -
$1,660$1,627 -
$680$537 -
$1,280$1,254 -
$680$612 -
$390$371 -
$1,430$1,401 -
$1,960$1,921 -
$1,300$1,235 -
$2,050$2,009 -
$580$551 -
$450$405 -
$9595G 系統關鍵技術詳解
-
$2,500$2,450 -
$408$388 -
$3,150$2,993 -
$714$678 -
$1,960$1,921 -
$1,020$969 -
$534$507 -
$594$564
商品描述
Using a modern, pedagogical approach, this textbook gives students and engineers a comprehensive and rigorous knowledge of CMOS phase-locked loop (PLL) design for a wide range of applications. It features intuitive presentation of theoretical concepts, built up gradually from their simplest form to more practical systems; broad coverage of key topics, including oscillators, phase noise, analog PLLs, digital PLLs, RF synthesizers, delay-locked loops, clock and data recovery circuits, and frequency dividers; tutorial chapters on high-performance oscillator design, covering fundamentals to advanced topologies; and extensive use of circuit simulations to teach design mentality, highlight design flaws, and connect theory with practice. Including over 200 thought-provoking examples highlighting best practices and common pitfalls, 250 end-of-chapter homework problems to test and enhance the readers' understanding, and solutions and lecture slides for instructors, this is the perfect text for senior undergraduate and graduate-level students and professional engineers who want an in-depth understanding of PLL design.