Fundamentals of Digital Logic with Verilog Design, 3/e (IE-Paperback)

Stephen Brown, Zvonko Vranesic

買這商品的人也買了...

商品描述

<內容簡介>

Fundamentals of Digital Logic With Verilog Design teaches the basic design techniques for logic circuits. It emphasizes the synthesis of circuits and explains how circuits are implemented in real chips. Fundamental concepts are illustrated by using small examples.

Use of CAD software is well integrated into the book. A CD-ROM that contains Altera's Quartus CAD software comes free with every copy of the text. The CAD software provides automatic mapping of a design written in Verilog into Field Programmable Gate Arrays (FPGAs) and Complex Programmable Logic Devices (CPLDs). Students will be able to try, firsthand, the book's Verilog examples (over 140) and homework problems.

Engineers use Quartus CAD for designing, simulating, testing and implementing logic circuits. The version included with this text supports all major features of the commercial product and comes with a compiler for the IEEE standard Verilog language. Students will be able to:

  enter a design into the CAD system

  compile the design into a selected device

  simulate the functionality and timing of the resulting circuit

  implement the designs in actual devices (using the school's laboratory facilities)

Verilog is a complex language, so it is introduced gradually in the book. Each Verilog feature is presented as it becomes pertinent for the circuits being discussed. To teach the student to use the Quartus CAD, the book includes three tutorials.


 <章節目錄>

Chapter 1 Introduction
Chapter 2 Introduction to Logic Circuits
Chapter 3 Number Representation and Arithmetic Circuits
Chapter 4 Combinational-Circuit Building Blocks
Chapter 5 Flip-Flop, Registers, and Counters
Chapter 6 Synchronous Sequential Circuits
Chapter 7 Digital System Design
Chapter 8 Optimized Implementation of Logic Functions
Chapter 9 Asynchronous Sequential Circuits
Chapter 10 Computer Aided Design Tools
Chapter 11 Testing of Logic Circuits

商品描述(中文翻譯)

《使用Verilog設計的數位邏輯基礎》是一本教授邏輯電路基本設計技巧的書籍。它強調電路的合成,並解釋了如何在實際芯片中實現電路。通過使用小例子來說明基本概念。

該書將CAD軟件的使用與內容相結合。每本書都附帶一個包含Altera的Quartus CAD軟件的CD-ROM。該CAD軟件可以將用Verilog編寫的設計自動映射到可編程閘陣列(FPGA)和複雜可編程邏輯器件(CPLD)中。學生們可以第一手嘗試書中的Verilog示例(超過140個)和作業問題。

工程師們使用Quartus CAD來設計、模擬、測試和實現邏輯電路。本書附帶的版本支持商業產品的所有主要功能,並附帶一個用於IEEE標準Verilog語言的編譯器。學生們可以:

- 將設計輸入到CAD系統中
- 將設計編譯到選定的設備中
- 模擬結果電路的功能和時序
- 在實際設備中實現設計(使用學校的實驗室設施)

Verilog是一種複雜的語言,因此在本書中逐步介紹。每個Verilog特性都會在相關的電路討論中呈現。為了教授學生使用Quartus CAD,本書包含了三個教程。

該書還包含了章節目錄。