Principles of VLSI Rtl Design: A Practical Guide

Churiwala, Sanjay, Garg, Sapan

  • 出版商: Springer
  • 出版日期: 2014-10-01
  • 售價: $4,160
  • 貴賓價: 9.5$3,952
  • 語言: 英文
  • 頁數: 182
  • 裝訂: Quality Paper - also called trade paper
  • ISBN: 1489995455
  • ISBN-13: 9781489995452
  • 相關分類: VLSI
  • 海外代購書籍(需單獨結帳)

相關主題

商品描述

Since register transfer level (RTL) design is less about being a bright engineer, and more about knowing the downstream implications of your work, this book explains the impact of design decisions taken that may give rise later in the product lifecycle to issues related to testability, data synchronization across clock domains, synthesizability, power consumption, routability, etc., all which are a function of the way the RTL was originally written. Readers will benefit from a highly practical approach to the fundamentals of these topics, and will be given clear guidance regarding necessary safeguards to observe during RTL design.