Advanced HDL Synthesis and SOC Prototyping: RTL Design Using Verilog

Vaibbhav Taraate

  • 出版商: Springer
  • 出版日期: 2019-01-18
  • 售價: $6,329
  • 貴賓價: 9.5$6,013
  • 語言: 英文
  • 頁數: 307
  • 裝訂: Hardcover
  • ISBN: 981108775X
  • ISBN-13: 9789811087752
  • 相關分類: Verilog

下單後立即進貨 (約1週~2週)

商品描述

This book describes RTL design using Verilog, synthesis and timing closure for System On Chip (SOC) design blocks. It covers the complex RTL design scenarios and challenges for SOC designs and provides practical information on performance improvements in SOC, as well as Application Specific Integrated Circuit (ASIC) designs. Prototyping using modern high density Field Programmable Gate Arrays (FPGAs) is discussed in this book with the practical examples and case studies. The book discusses SOC design, performance improvement techniques, testing and system level verification, while also describing the modern Intel FPGA/XILINX FPGA architectures and their use in SOC prototyping. Further, the book covers the Synopsys Design Compiler (DC) and Prime Time (PT) commands, and how they can be used to optimize complex ASIC/SOC designs. The contents of this book will be useful to students and professionals alike.