Power Integrity for I/O Interfaces: With Signal Integrity/ Power Integrity Co-Design (Hardcover)
Vishram S. Pandit, Woong Hwan Ryu, Myoung Joon Choi
- 出版商: Prentice Hall
- 出版日期: 2010-10-15
- 售價: $1,300
- 貴賓價: 9.8 折 $1,274
- 語言: 英文
- 頁數: 416
- 裝訂: Hardcover
- ISBN: 0137011199
- ISBN-13: 9780137011193
立即出貨
買這商品的人也買了...
-
High Speed Digital Design: A Handbook of Black Magic (Hardcover)(美國原版)$4,290$4,076 -
High-Speed Signal Propagation : Advanced Black Magic (Hardcover)$4,160$3,952 -
深入淺出 Java 程式設計, 2/e (Head First Java, 2/e)$880$695 -
Jitter, Noise, and Signal Integrity at High-Speed (Hardcover)$1,400$1,330 -
Power Integrity Modeling and Design for Semiconductors and Systems (Hardcover)$4,250$4,038 -
Digital Communications Test and Measurement: High-Speed Physical Layer Characterization (Hardcover)(美國原版)$3,600$3,420 -
大話設計模式$620$490 -
iPhone 創意程式設計家, 2/e (適用 SDK 3、SDK 4)$530$451 -
全球最強 VMware vSphere 4 企業環境建構$860$731 -
鳥哥的 Linux 私房菜－基礎學習篇, 3/e$820$648 -
深入淺出 Android 系統原理及開發要點$450$351 -
Power Integrity Analysis and Management for Integrated Circuits (Hardcover)$1,300$1,235 -
Visual C# 2010 程式設計經典$650$514 -
演算法之道─讓你學不會演算法都難$420$332 -
$3,150Signal and Power Integrity - Simplified, 2/e (Hardcover) -
前進 Android Market！Google Android SDK 實戰演練$850$672 -
Google Android SDK 開發範例大全, 3/e$950$751 -
高科技廠務, 3/e$480$432 -
Android 技術內幕－探索 Android 核心原理與系統開發$580$458 -
Small Antenna Handbook (Hardcover)$1,580$1,548 -
通訊專業英語$520$468 -
$347Cadence高速電路板設計與模擬--信號與電源完整性分析(第4版) -
$235Cadence系統級封裝設計--Allegro SiP\APD設計指南 -
無瑕的程式碼－敏捷軟體開發技巧守則 (Clean Code: A Handbook of Agile Software Craftsmanship)$580$452 -
電磁相容分析與設計 : 從 PI 與 SI 根因探討$720$684
相關主題
商品描述
Foreword by Joungho Kim
The Hands-On Guide to Power Integrity in Advanced Applications, from Three Industry Experts
In this book, three industry experts introduce state-of-the-art power integrity design techniques for today’s most advanced digital systems, with real-life, system-level examples. They introduce a powerful approach to unifying power and signal integrity design that can identify signal impediments earlier, reducing cost and improving reliability.
After introducing high-speed, single-ended and differential I/O interfaces, the authors describe on-chip, package, and PCB power distribution networks (PDNs) and signal networks, carefully reviewing their interactions. Next, they walk through end-to-end PDN and signal network design in frequency domain, addressing crucial parameters such as self and transfer impedance. They thoroughly address modeling and characterization of on-chip components of PDNs and signal networks, evaluation of power-to-signal coupling coefficients, analysis of Simultaneous Switching Output (SSO) noise, and many other topics.
Coverage includes
• The exponentially growing challenge of I/O power integrity in high-speed digital systems
• PDN noise analysis and its timing impact for single-ended and differential interfaces
• Concurrent design and co-simulation techniques for evaluating all power integrity effects on signal integrity
• Time domain gauges for designing and optimizing components and systems
• Power/signal integrity interaction mechanisms, including power noise coupling onto signal trace and noise amplification through signal resonance
• Performance impact due to Inter Symbol Interference (ISI), crosstalk, and SSO noise, as well as their interactions
• Validation techniques, including low impedance VNA measurements, power noise measurements, and characterization of power-to-signal coupling effects
Power Integrity for I/O Interfaces will be an indispensable resource for everyone concerned with power integrity in cutting-edge digital designs, including system design and hardware engineers, signal and power integrity engineers, graduate students, and researchers.
