SystemVerilog for Verification: A Guide to Learning the Testbench Language Features
貴賓價: $1,425Writing Testbenches using SystemVerilog (Hardcover)
貴賓價: $5,102SystemVerilog for Design: A Guide to Using SystemVerilog for Hardware Design and Modeling (Hardcover)
貴賓價: $1,093Writing Testbenches: Functional Verification of HDL Models, 2/e (Hardocver)
貴賓價: $1,311Verification Methodology Manual for SystemVerilog (Hardcover)
貴賓價: $3,237SystemVerilog Assertions Handbook, 4th Edition: ... for Dynamic and Formal Verification
SystemVerilog for Verification teaches the reader how to use the power of the new SystemVerilog testbench constructs plus methodology without requiring in-depth knowledge of Object Oriented Programming or Constrained Random Testing. The book covers the SystemVerilog verification constructs such as classes, program blocks, C interface, randomization, and functional coverage. SystemVerilog for Verification also reviews some design topics such as interfaces and array types. There are extensive code examples and detailed explanations. The book will be based on Synopsys courses, seminars, and tutorials that the author developed for SystemVerilog, Vera, RVM, and OOP. Concepts will be built up chapter-by-chapter, and detailed testbench using these topics will be presented in the final chapter. SystemVerilog for Verification concentrates on the best practices for verifying your design using the power of the language.
Table of Contents
Verification guidelines.- Data types.- Procedural statements and routines.- Basic OOP.- Connecting the testbench and design.- Randomization.- Threads and interprocess communication.- Advanced OOP and guidelines.- Functional coverage.- Advanced interfaces.- References.- Index.