Verilog by Example: A Concise Introduction for FPGA Design (Paperback)
暫譯: Verilog 實例解析：FPGA 設計的簡明入門
Blaine Readler
- 出版商: Full Arc Press
- 出版日期: 2011-04-19
- 售價: $1,040
- 貴賓價: 9.8 折 $1,019
- 語言: 英文
- 頁數: 124
- 裝訂: Paperback
- ISBN: 0983497303
- ISBN-13: 9780983497301
-
相關分類:
Verilog
立即出貨 (庫存 < 3)
買這商品的人也買了...
-
Reuse Methodology Manual for System-On-A-Chip Designs, 3/e (Hardcover)$1,500$1,470 -
$1,000Advanced Digital Logic Design Using Verilog, State Machines, and Synthesis for FPGA's (Hardcover) -
Verilog - Testbench 數位電路測試程式設計$450$405 -
系統晶片設計－使用 Quartus II, 5/e$720$648 -
Systemverilog for Verification: A Guide to Learning the Testbench Language Features, 3/e (Hardcover)$2,450$2,401 -
Advanced Chip Design, Practical Examples in Verilog (Paperback)$1,800$1,764 -
Xilinx Zynq SoC 與嵌入式 Linux 設計實戰指南 (兼容ARM Cortex-A9的設計方法)$354$336 -
$270Altera FPGA/CPLD 設計 (基礎篇), 2/e -
Digital Logic RTL & Verilog Interview Questions (Paperback)$800$784 -
Verilog 硬體描述語言數位電路─設計實務, 9/e$590$561 -
Think Python｜學習程式設計的思考概念, 2/e (Think Python: How to Think Like a Computer Scientist, 2/e)$520$411 -
Verilog - ARM嵌入式系統設計 Base on FPGA (舊版: 軟核心處理器設計---從 ARM9 到 FPGA)$650$553 -
Practical Statistics for Data Scientists: 50 Essential Concepts$1,760$1,672 -
$570國外電子與通信教材系列 : Verilog HDL 高級數字設計, 2/e (Advanced Digital Design with the Verilog HDL, 2/e) -
細談資料結構, 7/e$420$357 -
為你自己學 Git$500$425 -
Xilinx FPGA 原理與實踐 基於 Vivado 和 Verilog HDL$270$257 -
給工程師的第一本理財書：程式金融交易的 118個入門關鍵技巧$500$390 -
$270手把手教你學 FPGA 設計 : 基於大道至簡的至簡設計法 -
Digital Design: With an Introduction to the Verilog HDL, VHDL, and SystemVerilog, 6/e (GE-Paperback)$1,380$1,352 -
數位邏輯設計, 6/e (Mano: Digital Design, 6/e)$740$725 -
$234電路設計與製作實用教程 — 基於立創 EDA -
深度學習 -- 硬體設計$750$675 -
Algorithm Design (NIE-Paperback)$0$1,362 -
$301FPGA 設計與開發零基礎入門到精通
商品描述
A practical primer for the student and practicing engineer already familiar with the basics of digital design, the reference develops a working grasp of the verilog hardware description language step-by-step using easy-to-understand examples. Starting with a simple but workable design sample, increasingly more complex fundamentals of the language are introduced until all major features of verilog are brought to light. Included in the coverage are state machines, modular design, FPGA-based memories, clock management, specialized I/O, and an introduction to techniques of simulation. The goal is to prepare the reader to design real-world FPGA solutions. All the sample code used in the book is available online. What Strunk and White did for the English language with "The Elements of Style," VERILOG BY EXAMPLE does for FPGA design.
商品描述(中文翻譯)
本書是為已熟悉數位設計基礎的學生和實務工程師所編寫的實用入門書，逐步發展對 Verilog 硬體描述語言的工作理解，並使用易於理解的範例。從一個簡單但可行的設計範例開始，逐漸引入語言中越來越複雜的基本概念，直到揭示 Verilog 的所有主要特性。內容涵蓋狀態機、模組化設計、基於 FPGA 的記憶體、時鐘管理、專用 I/O 以及模擬技術的介紹。目標是準備讀者設計實際的 FPGA 解決方案。本書中使用的所有範例程式碼均可在線獲得。正如 Strunk 和 White 的《風格的要素》對英語所做的，VERILOG BY EXAMPLE 對 FPGA 設計所做的貢獻。
