Digital Design: With an Introduction to the Verilog HDL, VHDL, and SystemVerilog, 6/e (GE-Paperback)
暫譯: 數位設計：Verilog HDL、VHDL 與 SystemVerilog 入門，第 6 版 (GE 平裝本)
M. Morris Mano , Michael Ciletti
- 出版商: Pearson FT Press
- 出版日期: 2018-06-01
- 定價: $1,380
- 售價: 9.8 折 $1,352
- 語言: 英文
- 頁數: 710
- ISBN: 1292231165
- ISBN-13: 9781292231167
-
相關分類:
Verilog、電路學 Electric-circuits
-
相關翻譯:
數位邏輯設計, 6/e (Mano: Digital Design, 6/e) (繁中版)
數字設計 — Verilog HDL、VHDL 和 SystemVerilog 實現, 6/e (簡中版)
-
其他版本:
Digital Design: With an Introduction to the Verilog HDL, VHDL, and SystemVerilog (6th Edition)
銷售排行:
🥇 2024/4 英文書 銷售排行 第 1 名
🥉 2023/9 英文書 銷售排行 第 3 名
👍 2022 年度 英文書 銷售排行 第 16 名
👍 2021 年度 英文書 銷售排行 第 8 名
🥉 2021/2 英文書 銷售排行 第 3 名
👍 2020 年度 英文書 銷售排行 第 10 名
立即出貨
買這商品的人也買了...
-
基礎資料結構 ─ 使用 C++ (Fundamentals of Data Structures in C++, 2/e)$790$774 -
$1,362Fundamentals of Data Structures in C++, 2/e (Paperback) -
$1,362Fundamentals of Data Structures in C, 2/e (Paperback) -
$1,254Fundamentals of Logic Design, 7/e (IE-Paperback) -
$1,588Microelectronic Circuits, 7/e (Paperback) -
Linear Algebra : with Applications, 9/e (IE-Paperback)$1,180$1,156 -
$1,431Elementary Linear Algebra with Supplemental Applications, 11/e (Paperback) -
Fundamentals of Engineering Electromagnetics (An Adapted Version)$1,150$1,127 -
Computer Networking : A Top-Down Approach, 7/e (IE-Paperback)$1,420$1,349 -
Foundations of Computer Science, 4/e (Paperback)$1,280$1,254 -
Physics for Scientists and Engineers & with Modern Physics, 10/e (Paperback) *(套書封膜不分售)*$1,480$1,450 -
Discrete Mathematics and Its Applications, 8/e (Paperback)$1,350$1,283 -
電腦網際網路, 7/e (國際版)(Computer Networking: A Top-Down Approach, 7/e)(附部分內容光碟)$680$612 -
C 程式設計藝術, 8/e (國際版)(附部分內容光碟)(C: How to Program, 8/e)$840$756 -
Electric Circuits, 11/e (GE-Paperback)$1,560$1,529 -
Thomas' Calculus in SI Units, 14/e (Paperback)$1,480$1,480 -
最新 Java 程式語言, 6/e (JDK12/11/8適用)$680$578 -
Computer Science: An Overview, 13/e (IE-Paperback)$1,320$1,294 -
Elementary Linear Algebra: A Matrix Approach, 2/e (PNIE)$1,580$1,548 -
Essential Calculus: Early Transcendental Functions 4/e (Metric Version)$1,310$1,284 -
Advanced Engineering Mathematics, 10/e (Update) (Taiwan Custom Version)(Paperbck)$1,560$1,529 -
計算機概論, 4/e (Forouzan: Foundations of Computer Science, 4/e)$580$568 -
數位邏輯設計, 6/e (Mano: Digital Design, 6/e)$740$725 -
Discrete Mathematics and Its Applications, 8/e (Annotated Edition)(導讀本)$1,280$1,216 -
Fundamentals of Electric Circuits, 7/e (IE-Paperback)$1,350$1,323
相關主題
商品描述
For introductory courses on digital design in an Electrical Engineering, Computer Engineering, or Computer Science department.
A clear and accessible approach to the basic tools, concepts, and applications of digital design
A modern update to a classic, authoritative text, Digital Design, 6th Edition teaches the fundamental concepts of digital design in a clear, accessible manner. The text presents the basic tools for the design of digital circuits and provides procedures suitable for a variety of digital applications. Like the previous editions, this edition of Digital Design supports a multimodal approach to learning, with a focus on digital design, regardless of language. Recognizing that three public-domain languages—Verilog, VHDL, and SystemVerilog—all play a role in design flows for today’s digital devices, the 6th Edition offers parallel tracks of presentation of multiple languages, but allows concentration on a single, chosen language.
商品描述(中文翻譯)
適用於電機工程、計算機工程或計算機科學系的數位設計入門課程。
對數位設計基本工具、概念和應用的清晰且易於理解的介紹
這本現代化的經典權威教材，數位設計 第六版，以清晰易懂的方式教授數位設計的基本概念。該書介紹了數位電路設計的基本工具，並提供適用於各種數位應用的程序。與之前的版本一樣，這一版的數位設計支持多模態學習方法，專注於數位設計，無論語言如何。考慮到三種公共領域語言——Verilog、VHDL 和 SystemVerilog——在當今數位設備的設計流程中都扮演著重要角色，第六版提供了多種語言的平行呈現，但允許專注於單一選擇的語言。
目錄大綱
Preface
1 Digital Systems and Binary Numbers
1.1 Digital Systems
1.2 Binary Numbers
1.3 Number-Base Conversions
1.4 Octal and Hexadecimal Numbers
1.5 Complements of Numbers
1.6 Signed Binary Numbers
1.7 Binary Codes
1.8 Binary Storage and Registers
1.9 Binary Logic
2 Boolean Algebra and Logic Gates
2.1 Introduction
2.2 Basic Definitions
2.3 Axiomatic Definition of Boolean Algebra
2.4 Basic Theorems and Properties of Boolean Algebra
2.5 Boolean Functions
2.6 Canonical and Standard Forms
2.7 Other Logic Operations
2.8 Digital Logic Gates
2.9 Integrated Circuits
3 Gate-Level Minimization
3.1 Introduction
3.2 The Map Method
3.3 Four-Variable K-Map
3.4 Product-of-Sums Simplification
3.5 Don’t-Care Conditions
3.6 NAND and NOR Implementation
3.7 Other Two-Level Implementations
3.8 Exclusive-OR Function
3.9 Hardware Description Languages (HDLs)
4 Combinational Logic
4.1 Introduction
4.2 Combinational Circuits
4.3 Analysis of Combinational Circuits
4.4 Design Procedure
4.5 Binary Adder—Subtractor
4.6 Decimal Adder
4.7 Binary Multiplier
4.8 Magnitude Comparator
4.9 Decoders
4.10 Encoders
4.11 Multiplexers
4.12 HDL Models of Combinational Circuits
5 Synchronous Sequential Logic
5.1 Introduction
5.2 Sequential Circuits
5.3 Storage Elements: Latches
5.4 Storage Elements: Flip-Flops
5.5 Analysis of Clocked Sequential Circuits
5.6 Synthesizable HDL Models of Sequential Circuits
5.7 State Reduction and Assignment
5.8 Design Procedure
6 Registers and Counters
6.1 Registers
6.2 Shift Registers
6.3 Ripple Counters
6.4 Synchronous Counters
6.5 Other Counters
6.6 HDL Models of Registers and Counters
7 Memory and Programmable Logic
7.1 Introduction
7.2 Random-Access Memory
7.3 Memory Decoding
7.4 Error Detection and Correction
7.5 Read-Only Memory
7.6 Programmable Logic Array
7.7 Programmable Array Logic
7.8 Sequential Programmable Devices
8 Design at the Register Transfer Level
8.1 Introduction
8.2 Register Transfer Level (RTL) Notation
8.3 RTL descriptions VERILOG (Edge- and Level-Sensitive Behaviors)
8.4 Algorithmic State Machines (ASMs)
8.5 Design Example (ASMD Chart)
8.6 HDL Description of Design Example
8.7 Sequential Binary Multiplier
8.8 Control Logic
8.9 HDL Description of Binary Multiplier
8.10 Design with Multiplexers
8.11 Race-Free Design (Software Race Conditions)
8.12 Latch-Free Design (Why Waste Silicon?)
8.13 System Verilog–An Introduction
9 Laboratory Experiments with Standard ICs and FPGAs
9.1 Introduction to Experiments
9.2 Experiment 1: Binary and Decimal Numbers
9.3 Experiment 2: Digital Logic Gates
9.4 Experiment 3: Simplification of Boolean Functions
9.5 Experiment 4: Combinational Circuits
9.6 Experiment 5: Code Converters
9.7 Experiment 6: Design with Multiplexers
9.8 Experiment 7: Adders and Subtractors
9.9 Experiment 8: Flip-Flops
9.10 Experiment 9: Sequential Circuits
9.11 Experiment 10: Counters
9.12 Experiment 11: Shift Registers
9.13 Experiment 12: Serial Addition
9.14 Experiment 13: Memory Unit
9.15 Experiment 14: Lamp Handball
9.16 Experiment 15: Clock-Pulse Generator
9.17 Experiment 16: Parallel Adder and Accumulator
9.18 Experiment 17: Binary Multiplier
9.19 HDL Simulation Experiments and Rapid Prototyping with FPGAs
10 Standard Graphic Symbols
10.1 Rectangular-Shape Symbols
10.2 Qualifying Symbols
10.3 Dependency Notation
10.4 Symbols for Combinational Elements
10.5 Symbols for FlipFlops
10.6 Symbols for Registers
10.7 Symbols for Counters
10.8 Symbol for RAM
Appendix
Answers to Selected Problems
Index
目錄大綱(中文翻譯)
Preface
1 Digital Systems and Binary Numbers
1.1 Digital Systems
1.2 Binary Numbers
1.3 Number-Base Conversions
1.4 Octal and Hexadecimal Numbers
1.5 Complements of Numbers
1.6 Signed Binary Numbers
1.7 Binary Codes
1.8 Binary Storage and Registers
1.9 Binary Logic
2 Boolean Algebra and Logic Gates
2.1 Introduction
2.2 Basic Definitions
2.3 Axiomatic Definition of Boolean Algebra
2.4 Basic Theorems and Properties of Boolean Algebra
2.5 Boolean Functions
2.6 Canonical and Standard Forms
2.7 Other Logic Operations
2.8 Digital Logic Gates
2.9 Integrated Circuits
3 Gate-Level Minimization
3.1 Introduction
3.2 The Map Method
3.3 Four-Variable K-Map
3.4 Product-of-Sums Simplification
3.5 Don’t-Care Conditions
3.6 NAND and NOR Implementation
3.7 Other Two-Level Implementations
3.8 Exclusive-OR Function
3.9 Hardware Description Languages (HDLs)
4 Combinational Logic
4.1 Introduction
4.2 Combinational Circuits
4.3 Analysis of Combinational Circuits
4.4 Design Procedure
4.5 Binary Adder—Subtractor
4.6 Decimal Adder
4.7 Binary Multiplier
4.8 Magnitude Comparator
4.9 Decoders
4.10 Encoders
4.11 Multiplexers
4.12 HDL Models of Combinational Circuits
5 Synchronous Sequential Logic
5.1 Introduction
5.2 Sequential Circuits
5.3 Storage Elements: Latches
5.4 Storage Elements: Flip-Flops
5.5 Analysis of Clocked Sequential Circuits
5.6 Synthesizable HDL Models of Sequential Circuits
5.7 State Reduction and Assignment
5.8 Design Procedure
6 Registers and Counters
6.1 Registers
6.2 Shift Registers
6.3 Ripple Counters
6.4 Synchronous Counters
6.5 Other Counters
6.6 HDL Models of Registers and Counters
7 Memory and Programmable Logic
7.1 Introduction
7.2 Random-Access Memory
7.3 Memory Decoding
7.4 Error Detection and Correction
7.5 Read-Only Memory
7.6 Programmable Logic Array
7.7 Programmable Array Logic
7.8 Sequential Programmable Devices
8 Design at the Register Transfer Level
8.1 Introduction
8.2 Register Transfer Level (RTL) Notation
8.3 RTL descriptions VERILOG (Edge- and Level-Sensitive Behaviors)
8.4 Algorithmic State Machines (ASMs)
8.5 Design Example (ASMD Chart)
8.6 HDL Description of Design Example
8.7 Sequential Binary Multiplier
8.8 Control Logic
8.9 HDL Description of Binary Multiplier
8.10 Design with Multiplexers
8.11 Race-Free Design (Software Race Conditions)
8.12 Latch-Free Design (Why Waste Silicon?)
8.13 System Verilog–An Introduction
9 Laboratory Experiments with Standard ICs and FPGAs
9.1 Introduction to Experiments
9.2 Experiment 1: Binary and Decimal Numbers
9.3 Experiment 2: Digital Logic Gates
9.4 Experiment 3: Simplification of Boolean Functions
9.5 Experiment 4: Combinational Circuits
9.6 Experiment 5: Code Converters
9.7 Experiment 6: Design with Multiplexers
9.8 Experiment 7: Adders and Subtractors
9.9 Experiment 8: Flip-Flops
9.10 Experiment 9: Sequential Circuits
9.11 Experiment 10: Counters
9.12 Experiment 11: Shift Registers
9.13 Experiment 12: Serial Addition
9.14 Experiment 13: Memory Unit
9.15 Experiment 14: Lamp Handball
9.16 Experiment 15: Clock-Pulse Generator
9.17 Experiment 16: Parallel Adder and Accumulator
9.18 Experiment 17: Binary Multiplier
9.19 HDL Simulation Experiments and Rapid Prototyping with FPGAs
10 Standard Graphic Symbols
10.1 Rectangular-Shape Symbols
10.2 Qualifying Symbols
10.3 Dependency Notation
10.4 Symbols for Combinational Elements
10.5 Symbols for FlipFlops
10.6 Symbols for Registers
10.7 Symbols for Counters
10.8 Symbol for RAM
Appendix
Answers to Selected Problems
Index
