High Performance Memory Testing: Design Principles, Fault Modeling and Self-Test
R. Dean Adams
- 出版商: Springer
- 出版日期: 2002-09-30
- 定價: $960
- 售價: $960
- 貴賓價: 9.5 折 $912
- 語言: 英文
- 頁數: 250
- 裝訂: Hardcover
- ISBN: 1402072554
- ISBN-13: 9781402072550
貴賓價: $1,140Essentials of Electronic Testing: for Digital, Memory & Mixed-Signal VLSI Circui (Hardcover)
貴賓價: $1,140VLSI Test Principles and Architectures: Design for Testability (Hardcover)
貴賓價: $3,232Handbook of Digital Techniques for High-Speed Design: Design Examples, Signaling and Memory Technologies, Fiber Optics, Modeling and Simulation to Ensure Signal Integrity
Design and test are considered jointly in this book
since knowledge of one without the other is insufficient for the task of having
high quality memories. Knowledge of memory design is required to understand
test. An understanding of test is required to have effective built-in self-test
implementations. A poor job can be done on any of these pieces resulting in a
memory that passes test but which is not actually good. The relentless press of
Moore's law drives more and more bits onto a single chip. The large number of
bits means that methods that were "gotten away with" in the past will no longer
be sufficient. Because the number of bits is so large, fine nuances of fails
that were rarely seen previously now will happen regularly on most chips. These
subtle fails must be caught or else quality will suffer severely.
Are memory applications more critical than they have been in the past? Yes, but even more critical is the number of designs and the sheer number of bits on each design. It is assured that catastrophes, which were avoided in the past because memories were small, will easily occur if the design and test engineers do not do their jobs very carefully.
High Performance Memory Testing: Design Principles, Fault Modeling and Self Test is based on the author's 20 years of experience in memory design, memory reliability development and memory self test.
High Performance Memory Testing: Design Principles, Fault Modeling and Self Test is written for the professional and the researcher to help them understand the memories that are being tested.
Preface. Section I: Design & Test of Memories. 1. Opening Pandora's Box. 2. Static Random Access Memories. 3. Multi-Port Memories. 4. Silicon On Insulator Memories. 5. Content Addressable Memories. 6. Dynamic Random Access Memories. 7. Non-Volatile Memories. Testing II: Memory Testing. 8. Memory Faults. 9. Memory Patterns. Section III: Memory Self Test. 10. BIST Concepts. 11. State Machine BIST. 12. Micro-Code BIST. 13. BIST and Redundancy. 14. Design For Test and BIST. 15. Conclusions. Appendices. Appendix A. Further Memory Fault Modeling. Appendix B. Further Memory Test Patterns. Appendix C. State Machine HDL. References. Glossary/Acronyms. Index. About the Author.