Skew-Tolerant Circuit Design

David Harris

  • 出版商: Morgan Kaufmann
  • 出版日期: 2000-06-05
  • 定價: USD $77.95
  • 售價: $3,471
  • 貴賓價: 9.5$3,297
  • 語言: 英文
  • 頁數: 300
  • 裝訂: Paperback
  • ISBN: 155860636X
  • ISBN-13: 9781558606364

下單後立即進貨 (1週~2週)

買這商品的人也買了...

商品描述


Order This Book | Authors | Contents | Web-Enhanced | Related Titles

"Harris leads the way to more performance with a clear strategy for design. He shows how to combine logic and latching to do more logic in less time. In an era where less stuff means higher speed, everyone interested in high performance logic must understand these techniques or be left behind."

- Ivan Sutherland
Vice President and Fellow, Sun Microsystems

"The author thoroughly explains important circuit design techniques including various types of latch design styles, clocking strategies, and methods of accounting for clock skew. That all of this is captured in one place is one of the great strengths of this book."

- Emily J. Shriver
Alpha Development Group, Compaq Computer Corporation

As advances in technology and circuit design boost operating frequencies of microprocessors, DSPs and other fast chips, new design challenges continue to emerge. One of the major performance limitations in today's chip designs is clock skew, the uncertainty in arrival times between a pair of clocks. Increasing clock frequencies are forcing many engineers to rethink their timing budgets and to use skew-tolerant circuit techniques for both domino and static circuits. While senior designers have long developed their own techniques for reducing the sequencing overhead of domino circuits, this knowledge has routinely been protected as trade secret and has rarely been shared. Skew-Tolerant Circuit Design presents a systematic way of achieving the same goal and puts it in the hands of all designers.

This book clearly presents skew-tolerant techniques and shows how they address the challenges of clocking, latching, and clock skew. It provides the practicing circuit designer with a clearly detailed tutorial and an insightful summary of the most recent literature on these critical clock skew issues.

Features:

  • Synthesizes the most recent advances in skew-tolerant design in one cohesive tutorial
  • Provides incisive instruction and advice punctuated by humorous illustrations
  • Includes exercises to test understanding of key concepts and solutions to selected exercises

Authors:

David Harris is currently an Assistant Professor of Engineering at Harvey Mudd College. He received his Ph.D. in 1999 from Stanford University on skew-tolerant circuit design. Since receiving his M. Eng. from MIT in 1994, he has consulted and taught in the field of high-speed CMOS circuit design at Sun Microsystems, Intel Corporation, HAL Computer, and Evans & Sutherland. In addition, he has taught circuit design at the UC Berkeley Extension and Stanford University.

Table of Contents:

CHAPTER 1 - SKEW-TOLERANT CIRCUIT DESIGN
CHAPTER 2 - STATIC CIRCUITS
CHAPTER 3 - DOMINO CIRCUITS
CHAPTER 4 - CIRCUIT METHODOLOGY
CHAPTER 5 - CLOCKING
CHAPTER 6 - TIMING ANALYSIS
CHAPTER 7 - CONCLUSIONS

Web-Enhanced:

A PowerPoint tutorial on skew-tolerant domino circuits.

Tutorial (c) 2000 TechOnLine. Secton 3 of the Copyright Transfer form grants:

"You may reproduce or authorize others to reporduce the Work, material extracted verbatim from the Work, or derivative works thereof for your personal use, provided that (i) such copies carry a copyright notice indicating TOL's ownership of the Work, (ii) the copies are not used in any way that implies TOL endorsement of a product or service, and (iii) the copies themselves are not offered for sale. You may make limited distribution of all or portions of the Work prior to publication if you inform TOL of the nature and extent of such limited distribution prior to such distribution."

Solutions for exercises from the text. [Available to instructors only; request a password from your academic sales representative]

Related Titles:

Computer Architecture & Design