On-Chip Networks (Paperback)
Li-Shiuan Peh, Natalie Enright Jerger
- 出版商: Morgan & Claypool
- 出版日期: 2009-07-24
- 售價: $1,360
- 貴賓價: 9.5 折 $1,292
- 語言: 英文
- 頁數: 142
- 裝訂: Paperback
- ISBN: 1598295845
- ISBN-13: 9781598295849
下單後立即進貨 (約1~2週)
買這商品的人也買了...
-
$1,150$1,127 -
$2,910$2,765 -
$1,450$1,378 -
$1,864$1,771 -
$1,350$1,323 -
$1,350$1,323 -
$960$816 -
$640$506 -
$880$695 -
$600$510 -
$620$490 -
$530$419 -
$490$417 -
$490$387 -
$290$247 -
$450$351 -
$490$387 -
$1,250$1,188 -
$1,440$1,368 -
$1,680The Circuit Designer's Companion, 3/e (Paperback)
-
$1,300$1,235 -
$1,260$1,235 -
$1,300$1,235 -
$1,320$1,254 -
$1,570$1,492
商品描述
With the ability to integrate a large number of cores on a single chip, research into on-chip networks to facilitate communication becomes increasingly important. On-chip networks seek to provide a scalable and high-bandwidth communication substrate for multi-core and many-core architectures. High bandwidth and low latency within the on-chip network must be achieved while fitting within tight area and power budgets. In this lecture, we examine various fundamental aspects of on-chip network design and provide the reader with an overview of the current state-of-the-art research in this field. Table of Contents: Introduction / Interface with System Architecture / Topology / Routing / Flow Control / Router Microarchitecture / Conclusions