Verilog HDL Design Examples

Joseph Cavanagh

  • 出版商: CRC
  • 出版日期: 2017-09-26
  • 定價: $5,440
  • 售價: 9.1$4,940
  • 貴賓價: 8.6$4,693
  • 語言: 英文
  • 頁數: 673
  • 裝訂: Hardcover
  • ISBN: 1138099953
  • ISBN-13: 9781138099951
  • 相關分類: Verilog

下單後立即進貨 (約2~4週)

商品描述

The Verilog language provides a means to model a digital system at many levels of abstraction from a logic gate to a complex digital system to a mainframe computer. The purpose of this book is to present the Verilog language together with a wide variety of examples, so that the reader can gain a firm foundation in the design of the digital system using Verilog HDL. The Verilog projects include the design module, the test bench module, and the outputs obtained from the simulator that illustrate the complete functional operation of the design. Where applicable, a detailed review of the theory of the topic is presented together with the logic design principles―including: state diagrams, Karnaugh maps, equations, and the logic diagram. Numerous examples and homework problems are included throughout. The examples include logical operations, counters of different moduli, half adders, full adders, a carry lookahead adder, array multipliers, different types of Moore and Mealy machines, and arithmetic logic units (ALUs).