相關書籍
-
VIP 95折
$1,180
$1,121
Digital Systems Design Using Verilog (IE-Paperback)
-
VIP 95折
$3,480
$3,306
Digital Integrated Circuit Design Using Verilog and SystemVerilog (Hardcover)
-
95折
$3,990
Architectures for Computer Vision: From Algorithm to Chip with Verilog (Hardcover)
-
VIP 95折
$7,050
$6,698
SVA: The Power of Assertions in SystemVerilog
-
85折
$281
FPGA/CPLD 應用技術 (Verilog語言版), 2/e
-
VIP 95折
$5,310
$5,045
Digital Signal Processing with Field Programmable Gate Arrays, 4/e (Hardcover)
-
VIP 95折
$2,980
$2,831
SystemVerilog for Verification: A Guide to Learning the Testbench Language Features, 3/e (Paperback)
-
VIP 95折
$4,070
$3,867
The Verilog® Hardware Description Language
-
VIP 95折
$474
$450
Verilog 編程藝術
-
VIP 95折
$1,910
$1,815
Finite State Machines in Hardware: Theory and Design (with VHDL and SystemVerilog) (MIT Press)
-
VIP 95折
$1,760
$1,672
Advanced Chip Design, Practical Examples in Verilog (Paperback)
-
VIP 95折
$7,970
$7,572
The Designer's Guide to Verilog-Ams
-
VIP 95折
$10,050
$9,548
Fundamentals of Digital Logic with Verilog Design (Hardcover)
-
VIP 95折
$1,230
$1,169
Fundamentals of Digital Logic with Verilog Design, 3/e (IE-Paperback)
-
$230
$207
乙級數位電子術科秘笈 (使用 VHDL/Verilog-HDL)(2012第二版)
-
VIP 95折
$1,700
$1,615
Digital Design : A Systems Approach (Hardcover)
-
$340
$323
FPGA 數位積體電路設計實務 : 使用 Verilog HDL 與 Xilinx ISE
-
95折
$4,731
Embedded SoPC Design with Nios II Processor and Verilog Examples (dhl)
-
VIP 95折
$3,800
$3,610
Systemverilog for Verification: A Guide to Learning the Testbench Language Features, 3/e (Hardcover)
-
VIP 95折
$1,040
$988
Verilog by Example: A Concise Introduction for FPGA Design (Paperback)
-
VIP 95折
$5,300
$5,035
Verilog and SystemVerilog Gotchas: 101 Common Coding Errors and How to Avoid Them(快遞進口)
-
VIP 95折
$8,460
$8,037
Digital Design with RTL Design, VHDL, and Verilog, 2/e (Hardcover)
-
VIP 95折
$9,430
$8,959
Advanced Digital Design with the Verilog HDL, 2/e (Hardcover) (美國原版)
-
VIP 95折
$8,300
$7,885
Computer Arithmetic and Verilog HDL Fundamentals (Hardcover)
-
VIP 95折
$2,480
$2,356
Design and Modeling of PLL Based CDR for Inter Chip Communications: Design and Verilog-A Modeling of Phase-Locked Loop Based Clock and Data Recovery ... Gb/s Intra/Inter Chip Communications in SoC (Paperback)
-
$1,950
$1,911
Digital VLSI Design with Verilog: A Textbook from Silicon Valley Technical Institute (Hardcover)
-
VIP 95折
$8,380
$7,961
Digital Design and Verilog HDL Fundamentals (Hardcover)
-
VIP 95折
$6,620
$6,289
FSM-based Digital Design using Verilog HDL (Hardcover)
-
VIP 95折
$2,920
$2,774
Designing Digital Computer Systems with Verilog
-
VIP 95折
$1,590
$1,511
Finite State Machine Datapath Design, Optimization, and Implementation (Paperback)