商品描述
Chapter 1. Introduction.
Chapter 2. Design using CMOS.
Chapter 3. ASIC design synthesis for combinational design (RTL using VHDL).
Chapter 4. ASIC Design and synthesis of complex combinational logic (RTL using VHDL).
Chapter 5. ASIC Design and synthesis of sequential logic (RTL using VHDL).
Chapter 6. ASIC design guidelines.
Chapter 7. ASIC RTL Verification.
Chapter 8. FSM using VHDL and synthesis.
Chapter 9. ASIC design improvement techniques.
Chapter 10. ASIC Synthesis using Synopsys DC.
Chapter 11. Design for Testability.
Chapter 12. Static timing analysis.
Chapter 13. Multiple Clock domain designs.
Chapter 14. Low power ASIC design.
Chapter 15. ASIC Physical design.
作者簡介
Vaibbhav Taraate is an entrepreneur and mentor at "1 Rupee S T". He holds B.E. (Electronics) degree from Shivaji University, Kolhapur (1995) and received a Gold Medal for standing first in all engineering branches. He completed his M.Tech. (Aerospace Control and Guidance) at the Indian Institute of Technology (IIT) Bombay, India, in 1999. He has over 18 years of experience in semi-custom ASIC and FPGA design, primarily using HDL languages such as Verilog, VHDL and SystemVerilog. He has worked with multinational corporations as a consultant, senior design engineer, and technical manager. His areas of expertise include RTL design using VHDL, RTL design using Verilog, complex FPGA-based design, low power design, synthesis and optimization, static timing analysis, system design using microprocessors, high-speed VLSI designs, and architecture design of complex SOCs.
